Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.

Slides:



Advertisements
Similar presentations
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
Advertisements

Introduction to CMOS VLSI Design Sequential Circuits.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Designing Sequential Logic Circuits
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
1 Fundamentals of Computer Science Sequential Circuits.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 16 - Sequential.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Flip-Flops, Registers, Counters, and a Simple Processor
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Introduction to Sequential Logic Design Bistable elements Latches.
FPGA-Based System Design: Chapter 5 Copyright  2004 Prentice Hall PTR Clocking disciplines Flip-flops. Latches.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
Introduction to CMOS VLSI Design Lecture 1: Circuits & Layout
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Reading Assignment: Rabaey: Chapter 7
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2014.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 22: Sequential Circuit Design (1/2) Prof. Sherief Reda Division of Engineering,
Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Sequential Circuits. 2 Sequential vs. Combinational Combinational Logic:  Output depends only on current input −TV channel selector (0-9) Sequential.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 23: Sequential Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,
Contemporary Logic Design Sequential Logic © R.H. Katz Transparency No Chapter #6: Sequential Logic Design Sequential Switching Networks.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Digital Integrated Circuits for Communication
Digital Integrated Circuits A Design Perspective
COE 202: Digital Logic Design Sequential Circuits Part 1
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
Modern VLSI Design 3e: Chapters 5& 6Partly from 2002 Prentice Hall PTR week11-1 Lecture 27 Sequencial Logic (cont’d) Mar. 17, 2003.
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Latches and flip-flops. n RAMs and ROMs.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Sequential machine implementation: –clocking. n Sequential machine design.
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT2 will be reviewed. We will review.
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
Computer Organization and Design Memories and State Machines Montek Singh Wed, Nov 6-11, 2013 Lecture 13.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
EKT 121 / 4 ELEKTRONIK DIGIT I
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Review: Sequential Definitions
A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)
ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Digital Integrated Circuits A Design Perspective
Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03
Day 21: October 29, 2010 Registers Dynamic Logic
SEQUENTIAL CIRCUITS __________________________________________________
Presentation transcript:

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Memory elements n Stores a value as controlled by clock. n May have load signal, etc. n In CMOS, memory is created by: –capacitance (dynamic); –feedback (static).

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Variations in memory elements n Form of required clock signal. n How behavior of data input around clock affects the stored value. n When the stored value is presented to the output. n Whether there is ever a combinational path from input to output.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Memory element terminology n Latch: transparent when internal memory is being set from input. n Flip-flop: not transparent—reading input and changing output are separate events.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Clock terminology n Clock edge: rising or falling transition. n Duty cycle: fraction of clock period for which clock is active (e.g., for active-low clock, fraction of time clock is 0).

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Memory element parameters n Setup time: time before clock during which data input must be stable. n Hold time: time after clock event for which data input must remain stable. clock data

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Dynamic latch Stores charge on inverter gate capacitance:

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Latch characteristics n Uses complementary transmission gate to ensure that storage node is always strongly driven. n Latch is transparent when transmission gate is closed. n Storage capacitance comes primarily from inverter gate capacitance.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Latch operation  = 0: transmission gate is off, inverter output is determined by storage node.  = 1: transmission gate is on, inverter output follows D input. n Setup and hold times determined by transmission gate—must ensure that value stored on transmission gate is solid.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Stored charge leakage n Stored charge leaks away due to reverse- bias leakage current. n Stored value is good for about 1 ms. n Value must be rewritten to be valid. n If not loaded every cycle, must ensure that latch is loaded often enough to keep data valid.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Stick diagram ’’ V DD V SS D Q’

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Layout DQ’ V DD V SS ’’ 

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Multiplexer dynamic latch

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Non-dynamic latches n Must use feedback to restore value. n Some latches are static on one phase (pseudo-static)—load on one phase, activate feedback on other phase.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Recirculating latch Static on one phase:

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Clocked inverter symbol circuit

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Clocked inverter operation  = 0: both clocked transistors are off, output is floating.  = 1: both clocked inverters are onn, acts as an inverter to drive output.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Clocked inverter latch

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Regenerative latch  in out

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Clocked inverter latch operation  = 0: i1 is off, i2-i3 form feedback circuit.  = 1: i2 is off, breaking feedback; i1 is on, driving i3 and output. Latch is transparent when  = 1.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Flip-flops n Not transparent—use multiple storage elements to isolate output from input. n Major varieties: –master-slave; –edge-triggered.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Master-slave flip-flop  DQ masterslave

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Master-slave operation  = 0: master latch is disabled; slave latch is enabled, but master latch output is stable, so output does not change.  = 1: master latch is enabled, loading value from input; slave latch is disabled, maintaining old output value.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Sequential machines n Use memory elements to make primary output values depend on state + primary inputs. n Varieties: –Mealy—outputs function of present state, inputs; –Moore—outputs depend only on state.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Sequential machine definition n Machine computes next state N, primary outputs O from current state S, primary inputs I. n Next-state function: –N =  (I,S). n Output function (Mealy): –O = (I,S).

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf FSM structure