Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP 2610 1.

Slides:

Advertisements

Similar presentations

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.

Advertisements

RS Flip Flops Benchmark Companies Inc PO Box Aurora CO

Module 5 – Sequential Logic Design with VHDL

Lecture #9 EGR 277 – Digital Logic

Give qualifications of instructors: DAP

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

Flip-Flops, Registers, Counters, and a Simple Processor

1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.

Latches Chapter 14 Subject: Digital System Year: 2009.

Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.

Overview Recall Combinational Logic Sequential Logic Storage Devices

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.

Sequential logic and systems

Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.

Computer Science 210 s1 Computer Systems Semester 1 Lecture Notes James Goodman (revised by Robert Sheehan) Credits: Slides prepared by Gregory.

In a not gate, if the input is on(1) the output is off (0) and vice versa.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Basic Logic Gates.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Combinational vs.

Multiplexers 1 The output is equal to one of several input signals to the circuit The multiplexer selects which input signal to use as an output signal.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Chapter 3 Digital Logic Structures. 3-2 Combinational vs. Sequential Combinational Circuit always gives the same output for a given set of inputs  ex:

Chapter 3 Digital Logic Structures

PART 3 Digital Logic 1.Logic Gates 2.Logic Circuits 3.Memory 4.Sequential Circuits 5.LC-3 Data Path.

Introduction to Computer Engineering CS/ECE 252, Spring 2012 Prof. Karu Sankaralingam Computer Sciences Department University of Wisconsin – Madison.

Instructor：Po-Yu Kuo 教師：郭柏佑

Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Introduction to Computer Engineering CS/ECE 252, Fall 2007 Prof. David A. Wood Computer Sciences Department University of Wisconsin – Madison.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Instructor ： Po-Yu Kuo 教師：郭柏佑 Ch. 3 Digital Logic Structures EL 1009 計算機概論 ( 電子一 B) Introduction to Computer Science.

Latches and Flip-Flops

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Department of Electrical and Computer Engineering University of Minnesota Presenter: Chi-Yun Cheng Digital Logic with Molecular Reactions.

Introduction to Computing Systems and Programming Digital Logic Structures.

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Latches, Flip Flops, and Memory ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin – Madison.

Dept. of Electrical Engineering

Digital Logic Structures. Transistor: The Digital Building Block Microprocessors contain LOTS of transistors –Intel Pentium 4 (2000): 48 million –IBM.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.

TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.

Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Instructor：Po-Yu Kuo 教師：郭柏佑

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Instructor：Po-Yu Kuo 教師：郭柏佑

Introduction to Computer Engineering

COSC 2021: Computer Organization Instructor: Dr. Amir Asif

LECTURE 15 – DIGITAL ELECTRONICS

Latches and Flip-Flops 2

Chapter 3 Digital Logic Structures

Instructor：Po-Yu Kuo 教師：郭柏佑

Latches and Flip-Flops 2

Reference: Moris Mano 4th Edition Chapter 5

Sequential Digital Circuits

SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.

Presentation transcript:

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Basic Storage Elements We now move on to consider the other class of logical structures These are the ones that store information We first consider a R-S Latch

R-S Latch The simplest example of a storage element is the R-S Latch It can store one bit of information It can be represented in many ways

R-S Latch

R is used to “reset” or “clear” the element – set it to zero. S is used to “set” the element – set it to one. If both R and S are one, out could be either zero or one. – “quiescent” state -- holds its previous value – note: if a is 1, b is 0, and vice versa

Suppose we start with output = 1, then change R to zero. Clearing the R-S latch Output changes to zero. Then set R=1 to “store” value in quiescent state

Setting the R-S Latch Suppose we start with output = 0, then change S to zero. Output changes to one. Then set S=1 to “store” value in quiescent state

R-S Latch Summary R = S = 1 – hold current value in latch S = 0, R=1 – set value to 1 R = 0, S = 1 – set value to 0 R = S = 0 – both outputs equal one – final state determined by electrical properties of gates – Don’t do it!

Gated D Latch Two inputs: D (data) and WE (write enable) – when WE = 1, latch is set to value of D S = NOT(D), R = D – when WE = 0, latch holds previous value S = R = 1