NAND-gate Latch. Summary NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and.

Slides:



Advertisements
Similar presentations
Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Advertisements

Flip-Flops Basic concepts. A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) A flip-flop circuit.
Module 5 – Sequential Logic Design with VHDL
Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational circuit components D Clocked Latch: similar to a flip flop but simpler D flip.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Give qualifications of instructors: DAP
Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D.
 Seattle Pacific University EE Logic System DesignLatches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
COMPSCI 210 Semester Tutorial 3: Latches & Exercises from Ch3.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Galen SasakiEE 260 University of Hawaii1 Building D Flip Flops Combinational Circuit Components –Switches –Voltage inverters D Clocked Latch –Feedback.
ECEN 248 Lab 6: De-Bouncing, Counters & LCD Display Control
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Digital Computer Design Fundamental
Latches and Flip-Flops ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
Logic Gates It’s Only Logical. Logic Gates Are the switches that computers and similar devices use. They hold their state until something changes. Are.
Topic: Sequential Circuit Course: Logic Design Slide no. 1 Chapter #6: Sequential Logic Design.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information.
PPI-8255.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Sequential Devices Sequential concept: output depends on present as well as past inputs Past inputs influence operations via memory elements.
Latches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed back into it If the first input is 1, a 1 gets fed back.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered.
©2010 Cengage Learning SLIDES FOR CHAPTER 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.
Sequential Circuits.
Lecture 10 Flip-Flops/Latches
LATCHES AND FLIP-FLOPS
Sequential Circuits.
Computer Architecture & Operations I
Flip Flops.
LATCHED, FLIP-FLOPS,AND TIMERS
Flip-Flops and Related Devices
Computer Organization
Computer Architecture & Operations I
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Flip Flop.
Latches and Flip-flops
Yee-Wing Hsieh Steve Jacobs
Sequential logic circuits
LECTURE 15 – DIGITAL ELECTRONICS
Latches and Flip-Flops 2
Chapter 6 -- Introduction to Sequential Devices
Lesson Objectives Aims
Elec 2607 Digital Switching Circuits
8.0 Programmable Logic Controllers 1
Lecture No. 24 Sequential Logic.
CSE 370 – Winter Sequential Logic - 1
Latches and Flip-Flops 1
1) Latched, initial state Q =1
FLIP-FLOPS.
Latches and Flip-Flops 2
Reference: Moris Mano 4th Edition Chapter 5
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
Presentation transcript:

NAND-gate Latch

Summary

NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and when they don't.

NAND-gate Latch The concept of a "latch" circuit is important to creating memory devices. The function of such a circuit is to "latch" the value created by the input signal to the device and hold that value until some other signal changes it.

Applications Switch Debouncing

Example 5-1

Review Questions 1. What is the normal resting State of the and

NOR Latches

The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and when they don't.

NOR Latches The concept of a "latch" circuit is important to creating memory devices. The function of such a circuit is to "latch" the value created by the input signal to the device and hold that value until some other signal changes it.