Blocks Resolved Signals Signal GUARDs Tri-State Buses.

Slides:

Advertisements

Similar presentations

UNIT 2: Data Flow description

Advertisements

1/8/ VerilogCopyright Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.

Simulation executable (simv)

1 Statements. 2 Statements - 강의순서 ▣ 병행 (Concurrent) Statement ◈ Concurrent Signal Assignment, Simple ◈ Concurrent Signal Assignment, Conditional ◈ Concurrent.

Synchronous Sequential Logic

Combinational Logic.

Chapter 11 Verilog HDL Application-Specific Integrated Circuits Michael John Sebastian Smith Addison Wesley, 1997.

2/16/09 Lab 3 Jorge Crichigno. 2/16/09 Half-adder.

Hardware Description Language (HDL)

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

Lecture 12 Latches Section , Block Diagram of Sequential Circuit gates New output is dependent on the inputs and the preceding values.

Reconfigurable Computing - Resolution Functions John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western.

1/8/ L17 Resolved SiganlsCopyright Joanne DeGroat, ECE, OSU1 Resolved Signals What are resolved signals and how do they work. Resolution???

Why Behavioral Wait statement Signal Timing Examples of Behavioral Descriptions –ROM.

SubprogramsSubprograms. SubprogramsSubprograms ä Similar to subprograms found in other languages ä Allow repeatedly used code to be referenced multiple.

Topics of Lecture Structural Model Procedures Functions Overloading.

Managing design complexity Partition of designs Typical design process using VHDL Test Bed A VHDL example.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

331 W05.1Spring :332:331 Computer Architecture and Assembly Language Spring 2006 Week 5: VHDL Programming [Adapted from Dave Patterson’s UCB CS152.

N Structural Modeling: n Entities n Ports n Architectures n Packages.

Programming in VHDL Using Processes. How Processes Run A process is either in suspend mode or is running. For a process to run, there has to be a change.

VHDL. What is VHDL? VHDL: VHSIC Hardware Description Language  VHSIC: Very High Speed Integrated Circuit 7/2/ R.H.Khade.

Package with 4-valued logic Signal Attributes Assertion Data Flow description.

VHDL Advanced Features Buses Access Type File Input/Output.

Overview Logistics Last lecture Today HW5 due today

each of these is an instantiation of “full_adder”

1 H ardware D escription L anguages Basic Language Concepts.

Resolved Signals Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

 Delay values control the time between the change in a right-hand-side operand and when the new value is assigned to the left- hand side.  Three ways.

IAY 0600 Digitaalsüsteemide disain Event-Driven Simulation Alexander Sudnitson Tallinn University of Technology.

Dataflow Descriptions Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

IAY 0600 Digital Systems Design

RTL Hardware Design by P. Chu Chapter Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators RTL Hardware.

2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.

Lecture Set 12 Sequential Files and Structures Part D - Structures.

RESOLVED SIGNALS Used for situations where 2 outputs drive one signal. Example of a resolved signal declaration: type tri_state_logic is (‘0’, ‘1’, ‘Z’);

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

VHDL Very High Speed Integrated Circuit Hardware Description Language Shiraz University of shiraz spring 2011.

Topics AliasesSubprograms Generics & Configurations.

Generate Statement A generate statement provides a mechanism for iterative or conditional elaboration of a portion of description. The iterative elaboration.

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

L19 – Resolved Signals. Resolved Signals  What are resolved signals In systems In VHDL Resolution – Isn’t that for resolving conflicts?  Ref: text Unit.

Advanced topics Lecture 7. Outline 7.1. Resolution functions 7.2. Guarded signals. Disconnection 7.3. GENERATE statement.

VHDL Discussion Sequential Sytems. Memory Elements. Registers. Counters IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.

Subprograms Lecture 6. Subprograms A subprogram defines a sequential algorithm that performs some computations. Subprograms can be: –1. functions –2.

IAY 0600 Digital Systems Design Event-Driven Simulation VHDL Discussion Alexander Sudnitson Tallinn University of Technology.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

Case Study: Xilinx Synthesis Tool (XST). Arrays & Records 2.

Dataflow modelling Lecture 4. Dataflow modelling Specifies the functioning of a circuit without explicitly refer to its structure Functioning is described.

TOPIC : SEQUENTIAL AND PARALLEL BLOCKS Module 2.3 : Behavioral modeling in verilog.

Elements of Structural Models

Introduction To VHDL 홍 원 의.

Basic Language Concepts

IAY 0600 Digitaalsüsteemide disain

IAY 0600 Digital Systems Design

Copyright Joanne DeGroat, ECE, OSU

CPE 528: Lecture #4 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

CPE/EE 422/522 Advanced Logic Design L08

CPE/EE 422/522 Advanced Logic Design L11

Copyright Joanne DeGroat, ECE, OSU

Copyright Joanne DeGroat, ECE, OSU

CPE 528: Lecture #3 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

IAS 0600 Digital Systems Design

See requirements for practice program on next slide.

The Verilog Hardware Description Language

Presentation transcript:

Blocks Resolved Signals Signal GUARDs Tri-State Buses

Sequential versus Concurrent Statement in Simulation Cycle

Blocks Blocks are used for hierarchical partitioning

Blocks

Nested Blocks

Blocks

Guarded Blocks

Guard

Signal GUARD A block statement may have a guard expression. bloc k Latch: bloc k(CK'EVENT and CK='1') begin Q <= guarded D after 10ns; end block latch;

Latch: bloc k(CK'EVENT and CK='1') begin Q <= guarded D after 10ns; end block latch; A block statement with guard expression implicitly declares a signal named GUARD. The value of GUARD is always updated to the current value of the guard expression. Guarded signal assignments implicitly reference to the signal GUARD. Signal GUARD may also be explicitly referenced like other signals.

Signal GUARD (cont’d) The equivalent description to the above is the following: Latch: bloc k(CK'EVENT and CK='1') begin Q <= guarded D after 10ns; end block latch;

Guard Expression

Guarded Signal Assignments

Guarded Signal Kinds

Disconnects

Drivers

Resolved Signals

A signal which has more than one source is called a resolved signal (outputs can be tied together). Such signals are used to model wired-logic or tri-state busses. A resolved signal must have a resolution function associated with it.

Resolution Function A resolution function takes a one-dimensional, unconstrained array of values of the resolved type and returns a value of the resolved type. You can associate the resolution function with a signal in: – the type declaration –or the signal declaration.

An example of resolved signals We add resolution function wand to the package wired_logic See explanation We define the wired and logic here

Resolved signal Now that my signal wand is resolved, I am using S1 without conflict because the system knows how to interpret several assignments on one signal use work.wired_logic.all; Resolution function wand is declared

Tri-State Bus Example Another example of resolution function and resolved signals

Tri-State Function Definition Resolution function Resolved variable This slide shows how to define resolution function tri_state in package four_valued_logic

Definition and use of resolution function in Tri-State Bus Example (cont’d) Now that it is defined, we can use it Because we know system_bus is tri_state fvl we can have many assignments on it

Resolution Function

Using Resolution Function for Three State Bus

Driver Resolution

Driver Resolution Conflict

Example of Bus Resolution Function

Example of Bus Resolution Function Continued

Resolution Function for Subtype

Summary on Resolution Functions

Sources Krzysztof Kuchcinski California State University Northridge