Copyright © 2002 Delmar Thomson Learning Chapter 12 Basic Relay Instructions.

Slides:



Advertisements
Similar presentations
Dc input modules can either be sources or sinks for dc current. This depends on the transistor used in the input card and the polarity of the dc supply.
Advertisements

Programming with Ladder Logic
Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
PLC Timer Instructions
Copyright © 2002 Delmar Thomson Learning Chapter 11 Processor Data Organization.
Programmable Logic Controllers
Chapter 7 Input Modules.
Programmable Logic Controllers
Chapter 6 Introduction to Logic.
Drafting RLL. SLC 500 Processor Operating Cycle Event in Operating Cycle Input Scan Program Scan Output Scan Communications Processor Overhead.
Creating Relay Logic Diagrams
Switchgears Control Using SCADA System Based on PLC
PLC OPERATION & PROGRAMMING Dr. ONUR TOKER. What is a PLC ? PLC is a computer system controlling a process. inputs - the keyboard is analogous to a proximity.
Copyright © 2002 Delmar Thomson Learning Chapter 3 Programming a Programmable Controller.
Copyright © 2002 Delmar Thomson Learning Chapter 9 Putting Together a Modular PLC.
Lecture 4: Programmable logic Controllers
Programming Logic Controllers
Chapter 19 Fundamental PLC Programming
Timers.
6 PLC Programming. 6 PLC Programming Objectives List the rules for creating a PLC ladder logic diagram. Convert a relay logic diagram to a PLC ladder.
Programmable Logic Controllers
Copyright © 2002 Delmar Thomson Learning Chapter 15 Timer and Counter Instructions.
MOV,MOVM,COP,FLL,BSL,BSR, FRD,TOD
Introduction to PLC Operation
Chapter 10 PLC Processors.
1 FUNDAMENTOS DEL CONTROLADOR PROGRAMABLE. 2 ¿QUE ES UN CONTROLADOR PROGRAMABLE? PROGRAMMABLE CONTROLLER ENTRADAS A solid state device that controls output.
Copyright © 2002 Delmar Thomson Learning Chapter 17 Sequencer Instructions.
Welcome to the World of Programmable Logic Controllers
Copyright © 2002 Delmar Thomson Learning Chapter 1 Welcome to the World of Programmable Logic Controllers.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Processor Data Organization
Memory Layout and SLC500 System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Chapter 8.
Storing and Organizing Data. Why Do I Need to Understand How Data Is Represented? In order to install, program,maintain, and troubleshoot today’s PLCs,
Turbine Crane CRANES TURBINE NEA39. Turbine Crane PLANT STATUS! PV Daily Status Report.
Copyright © 2002 Delmar Thomson Learning Chapter 10 PLC Processors.
Copyright © 2002 Delmar Thomson Learning Chapter 2 Micro Programmable Logic Controllers.
Logic Functions and Symbols
Copyright © 2002 Delmar Thomson Learning Chapter 4 Number Systems.
PROGRAMMABLE LOGIC CONTROLLER
PLC PROGRAMMING.
LADDER PROGRAMMING LANGUAGE by Dr. Amin Danial Asham.
Prepared by: Engr. Qurban Ali Memon 11ES (SEC- 1 & 2)
Copyright © 2002 Delmar Thomson Learning Chapter 14 Documenting Your PLC System.
1 RLL: Relay Ladder Logic CONTENTS 1. PLC operation 2. PLC programming 3. Ladder logic 4. Memory and gates.
Introduction to PLC Operation
Sequencers SQO,SQC,SQL.
Copyright © 2002 Delmar Thomson Learning Chapter 13 Understanding Relay Instructions and the Programmable Controller Input Modules.
MECH 1500 Chapter 4. MECH 1500 The Binary Concept 4.1.
Timers. Mechanical Timing Relay Time delay relays are simply control relays with a time delay built in. Their purpose is to control an event based on.
Programmable Logic Controller
Actuators and Control, Part 4 Grant Agreement No LLP UK-LEONARDO-LMP Project acronym: CLEM Project title: Cloud services for E-Learning.
Chapter 5.
Chapter 7 Input Modules. Objectives (1 of 2) Explain the differences between positive and negative logic and sinking and sourcing. Describe the available.
1 Introduction to PLCs: Programming Counters ELMT Basic Programmable Logic Controllers Chapter 0x_W Source: www Based on Ch 8 of Frank D. Petruzella.
6 CHAPTER PLC Programming. 6 CHAPTER PLC Programming.
Chapter 5.
INTRODUCTION TO PLC.
Chapter 14 Understanding Relay Instructions and the Programmable Controller Input Modules.
Decimal System The radix or base of a number system determines
Lesson 19: PLC Programming Techniques
Programmable Controller Basics Files And Programs
Documenting Your PLC System
Basic Relay Instructions
S RAJARAJAN_ASST PROF, BSARCIS&T
Programmable Logic Controllers (PLCs)
Presentation transcript:

Copyright © 2002 Delmar Thomson Learning Chapter 12 Basic Relay Instructions

Copyright © 2002 Delmar Thomson Learning Objectives  Describe the function of the normally open, or examine if closed, instruction.  Describe the function of the normally closed, or examine if open, instruction.  Explain the function of one-shot instruction.

Copyright © 2002 Delmar Thomson Learning Objectives (cont’d.)  Explain the function and programming of the latch and unlatch instructions.  Explain input and output instruction formatting for the SLC 500 and MicroLogix PLCs.  Given an address, identify the input or output point on an SLC 500 fixed or modular PLC and a MicroLogix 1000 PLC.

Copyright © 2002 Delmar Thomson Learning PLC Instructions  Each PLC manufacturer has their own vocabulary of instructions called the PLC instruction set.  Even though different PLCs have different instruction sets, there are basic instructions shared by all PLCs.

Copyright © 2002 Delmar Thomson Learning Bit or Relay Instructions  Contacts and coils are the basic symbols found on a ladder program.  Normally open and normally closed instructions are programmed to represent input conditions.  Contacts and coils are referred to as relay instructions.

Copyright © 2002 Delmar Thomson Learning Overview of Bit Instructions

Copyright © 2002 Delmar Thomson Learning SLC 500 XIC Instruction  SLC 500 normally open instruction is called the XIC or examine if closed instruction.  XIC instruction directs the processor to test for an on condition from the referenced address bit.

Copyright © 2002 Delmar Thomson Learning XIC Instruction Interaction

Copyright © 2002 Delmar Thomson Learning XIC Input Instruction

Copyright © 2002 Delmar Thomson Learning SLC 500 XIO Instruction  SLC 500 normally closed instruction is called the XIO or examine if open instruction.  XIO instruction directs the processor to test for an off condition from the referenced address bit.

Copyright © 2002 Delmar Thomson Learning SLC 500 XIO Instruction (cont’d.)  The XIO instruction is normally closed, representing a 0 in the input status table.  Finding a 0 in the status file referencing the instruction address means the device controlling the bit address is in the off condition.

Copyright © 2002 Delmar Thomson Learning SLC 500 XIO Instruction (cont’d.)  A normally closed instruction evaluated as closed is a true instruction.  Finding the normally closed instruction true, the instruction will continue to provide continuity through the instruction on the rung.

Copyright © 2002 Delmar Thomson Learning Instruction Controlling an Output Instruction

Copyright © 2002 Delmar Thomson Learning Physical Input Conditions and the Normally Closed XIO Instruction

Copyright © 2002 Delmar Thomson Learning SLC 500 Output Instruction  Typically represented as an output coil.  SLC 500 refers to as an output enable or OTE instruction.  Every rung must have an output instruction.  Multiple outputs must be programmed in parallel.

Copyright © 2002 Delmar Thomson Learning SLC 500 Output Instruction (cont’d.)  Output instruction is always the last instruction before the right power rail.  Output instruction represents the action to be taken when the solved input logic results in a logically true or false rung.

Copyright © 2002 Delmar Thomson Learning Ladder Rung Containing XIC and OTE Instructions

Copyright © 2002 Delmar Thomson Learning Bit Instruction Addressing  Each instruction on a ladder rung must have an address that associates with the field device and data table the instruction is examining.  Typical XIC address is I:1/0.  Typical OTE address is O:2/1.

Copyright © 2002 Delmar Thomson Learning Basic SLC 500 Input or Output Addressing Format

Copyright © 2002 Delmar Thomson Learning I:1/0 Breakdown  I = this is an input instruction. Input address data is stored in the input status file.  : = element delimiter. Separate file type and file number.  1 = identifies the chassis slot in which the addresses module resides.

Copyright © 2002 Delmar Thomson Learning I:1/0 Breakdown (cont’d.)  / = bit delimiter. Separates the input bit slot reference from the input bit reference.  1 = screw terminal number of this input reference from the input module residing in chassis slot 1.

Copyright © 2002 Delmar Thomson Learning Slot Identification in an SLC 500 Chassis  To accurately identify a specific input point among multiple input modules, each slot in a modular chassis is assigned a slot number.  Power supply mounts on the left side of the chassis.  First slot next to power supply is reserved for the processor.

Copyright © 2002 Delmar Thomson Learning Slot Identification in an SLC 500 Chassis (cont’d.)  Processor always goes in the first slot, which is identified as slot 0.  Slots are numbered in decimal numbers from left to right: slot 0, 1, 2, 3, 4, 5, 6.  Four chassis available.  4-, 7-, 10-, and 13-slot chassis.  Total 3 chassis 30 local I/O slots per PLC.

Copyright © 2002 Delmar Thomson Learning Seven-Slot SLC 500 Chassis Slot Identification

Copyright © 2002 Delmar Thomson Learning The One-Shot Rising Instruction  One-shot rising instruction (OSR) is an input instruction that allows an event to occur only once.  OSR instruction fires on the rising edge (off to on transition) of the input pulse.  Will not fire again until input transitions to off and then on.

Copyright © 2002 Delmar Thomson Learning SLC 500 Family One-Shot Rising Ladder Rung

Copyright © 2002 Delmar Thomson Learning Leading-Edge Versus Trailing-Edge One-Shot Timing Diagram

Copyright © 2002 Delmar Thomson Learning Internal Bit Controlling a One-Shot Instruction

Copyright © 2002 Delmar Thomson Learning Output Latch and Unlatch Instruction  An output latch (OTL) instruction is an output instruction used to maintain, or latch, an output on even if the status of the input logic changes.  The output unlatch (OUT) instruction is used to unlatch the latched output.

Copyright © 2002 Delmar Thomson Learning Output Latch and Unlatch Instruction (cont’d.)  OTL and OTU instructions are typically used in pairs.  OTU is used by itself to unlatch status bits set by the processor.  OTL and OUT are retentive instructions.

Copyright © 2002 Delmar Thomson Learning Retentive Instructions  Two types of instructions:  Non retentive  Retentive  Non retentive instructions do not retain their logical state through a rung true to false transition or power interruption.  Retentive instruction retains its logical state through a rung transition or a power flow interruption.

Copyright © 2002 Delmar Thomson Learning Retentive Instructions (cont’d.)  Retentive must have battery backup to retain state through power interruption.  OTE instruction is non retentive.  OTL and OUT instructions are retentive.

Copyright © 2002 Delmar Thomson Learning Latching and Unlatching Ladder Logic

Copyright © 2002 Delmar Thomson Learning Latching Instruction Programmed before the Unlatch Instruction

Copyright © 2002 Delmar Thomson Learning Internal Bit B3:0/0 Used as an Output

Copyright © 2002 Delmar Thomson Learning Each Bit File Element Consists of One 16-Bit Word

Copyright © 2002 Delmar Thomson Learning Bit File Addressing  B = this is a bit instruction. Bit file address data is stored in the Binary or bit file, B3.  3 = identifies this as file 3.  : = element delimiter. Separate file type and file number.  1 = identifies the element number.

Copyright © 2002 Delmar Thomson Learning Bit File Addressing (cont’d.)  / = bit delimiter. Separates the file designator from the bit number.  1 = bit number of this reference from bit file element 1.

Copyright © 2002 Delmar Thomson Learning User-Defined Bit Files  If your processor supports expanding data files and has enough memory, any data file over file 8 up to 255 can be created as a user-defined bit file.  Each user-defined file can have up to 256 elements.  Sample addresses: B10:4/8 or B65:29/12.