1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

Slides:

Advertisements

Similar presentations

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.

Advertisements

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Flip-Flops, Registers, Counters, and a Simple Processor

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

EE2420 – Digital Logic Summer II 2013

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.1, 7.2 Counters.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.

Sequential Circuit Introduction to Counter

A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:

Sequential logic and systems

Registers and Counters

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

SEQUENTIAL CIRCUITS USING TTL 74XX ICS

A State Element “Zoo”.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Registers and Counters

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

Figure 7.1. Control of an alarm system. Memory element Alarm Sensor Reset Set OnOff 

Latch Flip flop.

COE 202: Digital Logic Design Sequential Circuits Part 1

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Computer Organization & Programming Chapter 5 Synchronous Components.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

Sequential logic circuits

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

EKT 121 / 4 ELEKTRONIK DIGIT I

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

ECE 545—Digital System Design with VHDL Lecture 1

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Dept. of Electrical Engineering

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.

Chapter 35 Sequential Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the function of a flip-flop –Identify the.

Fundamentals of Digital System Design Pradondet Nilagupta Lecture 7: Flip-flops, Registers, Counters Chapter 7.

Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.

Dr. Clincy Professor of CS

LATCHED, FLIP-FLOPS,AND TIMERS

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Dr. Clincy Professor of CS

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

Lecture No. 24 Sequential Logic.

Dr. Clincy Professor of CS

Computer Architecture and Organization: L02: Logic design Review

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Switching Theory and Logic Design Chapter 5:

Digital Logic Department of CNET Chapter-6

Digital Logic Department of CNET Chapter-6

14 Digital Systems.

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Outline Registers Counters 5/11/2019.

(Sequential-Circuit Building Blocks)

Presentation transcript:

1 Sequential Circuits Dr. Pang

2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK flip-flop Register Counter

3 Sequential circuits The outputs depend not only on the present inputs but also on the past behavior of the circuit. Include storage elements The contents of the storage elements represent the state of the circuit The circuit state transitions through a sequence of states

4 The general form of a sequential circuit. Combinational circuit Flip-flops Clock Q W Z Combinational circuit Q1  Q2  Q3 …

5 Basic latch SRQ a Q b No change (a) Circuit(b) Truth table Q a Q b R S

6 Gated SR latch (a) Circuit Q Q R S R S Clk SR xx Q(t) (no change) 0 1 Clk Qt1+  Q(t) (no change) x (b) Truth table Requires fewer transistors

7 Gated D Latch D Q QClk D x Qt1+  Qt  (b) Truth table(c) Graphical symbol t 1 t 2 t 3 t 4 Time Clk D Q (d) Timing diagram

8 D Flip-flop D Q Q Clock D Q Q Clear Preset D Q Q Negative-edge DFF Positive-edge with preset and Clear Preset Clear D Q Q Preset and clear: active low; not 0 at same time

9 D Q Q D Q Q D Q Q D Clock Q a Q b Q c Q c Q b Q a Clk D Clock Q a Q b Q c

10 Reset of D flip-flop D Q Q Clear Asynchronous reset Synchronous reset clock clear Q D Q

11 Register A register contains n flip-flops. A flip-flop stores 1-bit information; a register stores n-bit information. Usually a common clock is used for each flip- flop in the register.

12 Shift register D Q Q Clock D Q Q D Q Q D Q Q In Out(n) Q 1 Q 2 Q 3 Q 4 t 0 t 1 t 2 t 3 t 4 t 5 t 6 t Q 1 Q 2 Q 3 Q 4 Out= In Applications: 1) division by 2  shift right by 1bit 2) implement delay elements in DSP In(n) Out(n)=In(n-4) DFF X(n)X(n-1) clock

13 Parallel-shift register Q 3 Q 2 Q 1 Q 0 Clock Parallel input Parallel output Shift/Load Serial input D Q Q D Q Q D Q Q D Q Q

14 Up-Counter Clock Q 0 Q 1 Q 2 Count Q Q3 Q2 Q1 Q0 clock

15 Down-counter Clock Q 0 Q 1 Q 2 Count clock Q2 Q1 Q0

16 Counter with parallel load Enable Q 0 Q 1 Q 2 D 0 D 1 D 2 Load Clock Enable Q 0 Q 1 Q 2 D 0 D 1 D 2 Load Clock Count Q 0 Q 1 Q 2

17 BCD counter Enable Q 0 Q 1 Q 2 D 0 D 1 D 2 Load Clock Q 3 0 D 3 Enable Q 0 Q 1 Q 2 D 0 D 1 D 2 Load Clock Q 3 0 D 3 BCD 0 1 Clear