8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  8086-1 –10 MHz  8086-2.

Slides:



Advertisements
Similar presentations
Gursharan Singh Tatla PIN DIAGRAM OF 8086 Gursharan Singh Tatla Gursharan Singh Tatla
Advertisements

Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Parul Polytechnic Institute
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
Direct Memory Access Introduction to 8237
I/O Unit.
CSNB373: Microprocessor Systems
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Introduction to Microprossor.
4-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Hardware Detail of Intel.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Chapter 10 Hardware Details on the 8088 Objectives: The general specification on the 8088 microprocessors The processor’s control signal names and specifications.
Design of Microprocessor-Based Systems Hardware Detail of Intel 8088 Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology.
MICROPROCESSOR BASED SYSTEM DESIGN
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
GURSHARAN SINGH TATLA PIN DIAGRAM OF 8085 GURSHARAN SINGH TATLA
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
created by :Gaurav Shrivastava
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
MICROPROCESSORS AND APPLICATIONS
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Minimum System Requirements Clock Generator Memory Interfacing.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
Z80 Overview internal architecture and major elements of the Z80 CPU.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
PPI-8255.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Block diagram of 8086.
8086/8088 Hardware Specifications. Objectives Describe the functions of all 8086/8088 pins Understand DC characteristics and fan out Using the clock generator.
بسم الله الرحمن الرحيم MEMORY AND I/O.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
8085 INTERNAL ARCHITECTURE.  Upon completing this topic, you should be able to: State all the register available in the 8085 microprocessor and explain.
Multiplex of Data and Address Lines in 8088 Address lines A0-A7 and Data lines D0-D7 are multiplexed in These lines are labelled as AD0-AD7. –By.
8 085Microprocessor Temp Reg (8) Accumulator (A reg) Flag flip flops(8) Instruction Register (8) Arithmetic Logic Unit ALU Instruction Decoder and Machine.
Architecture of 8085 Nitin Mishra. Registers Microprocessor Instruction Cache Arithmetic & Logic Unit Control Unit Bus Interface Unit Data Cache Instruction.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
Unit Microprocessor.
EEE /INSTR/CS F241 ES C263 Microprocessor Programming and Interfacing
COURSE OUTCOMES OF Microprocessor and programming
Everybody.
The 8085 Microprocessor Architecture
Introduction to the processor and its pin configuration
PIN description of 8086 in Minimum Mode
COURSE OUTCOMES OF Microprocessor and programming
The 8085 Microprocessor Architecture
EE3541 Introduction to Microprocessors
8086/8088 Hardware Specifications
8085 Microprocessor Architecture
..
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
8086 Features It is a 16 bit μp. It is manufactured with H-MOS technology has a 20 bit address bus can access up to 220 memory locations ( 1 MB)
8085 Microprocessor Architecture
X1 & X2 These are also called Crystal Input Pins.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
The 8085 Microprocessor Architecture
8085 Microprocessor Architecture
8086 microprocessior PIN OUT DIAGRAM OF  Power supply and frequency signals  It uses 5V DC supply at V CC pin 40, and uses ground at V SS pin.
Presentation transcript:

8086

 The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz  – 8 MHz  The 8086 has a 20-bit address  Can address upto 1 megabyte of memory  The 8086 uses segmented memory  Prefetches upto 6 instruction bytes from memory  To speed up instruction execution

 Larger memory size can be accessed The internal registers are 16 bit wide. They can address at most 64 Kbytes at most. The segment+offset approach produces a 20-bit address to access 1 Mbyte.  Multi-tasking Each program occupies a particular code segment in memory. Multiple programs can be stored in different segments. They can be executed on the same processor. To switch from one to another, only the content of the segment register needs to be changed.

 The memory of 8086-based microcomputer is organized as bytes.  The 8086 always access a 16-bit word to or from memory.  8086 can be configured as a small uniprocessor system or as a multiprocessor system Using MN/MX pin HIGH –uniprocessor LOW-multiprocessor

 The 8086 family consist of two type of 16 bit microprocessor – the 8086 and  The 8086 has a 16-bit external data path to memory and I/O but the 8088 has a 8- bit external data path.  In most other respects, the processors are identical.

 8086 is internally divided into two separate functional units Bus Interface Unit (BIU)  Fetch Instruction  Read/write data from/to memory or I/O ports Execution Unit (EU)  Execute already fetched instruction

 Segments can be contiguous, partially overlapped, fully overlapped or disjoint

 Consider the most commonly used instruction, MOV destination, source which attempts to transfer data “from source to destination”.  source is either the data itself the name of a register, or specifying the address where the data is stored  destination is either the name of a register, or specifying the address where the data is to be stored  Addressing modes refer to how the locations of operands are specified.

 Instructions using this mode specify the operand as a signed 8-bit displacement relative to PC.  JNC START  If carry = 0, then PC is loaded with current PC contents plus 8-bit signed value of START; otherwise, the next instruction is executed;

 Instructions using this mode have no operands.  CLC clears the carry flag to zero

 40 pins  16-bit bi-directional data bus.  20-bit output address bus  Other pins are for control and status signals, and communication with peripherals  Two operation modes: minimum mode & maximum mode  Pins 24 through 31 and pin 34 perform different functions in minimum mode and maximum mode

Minimum mode: 8086 generates all control signals by itself. There are 9 pins transmitting control signals: All are output signals except for HOLD. INTA, ALE, DEN, DT/R, M / IO, WR, HLDA, HOLD, SS0 Maximum mode: 8088 doesn’t generate control signals itself. Supporting chips are used to generate them. The 9 control- signal pins are saved for other purposes and the power of the processor will be maximally utilized.

 Vcc and GND (input) provide the power supply.  Vcc = 5 volts and GND = 0  CLK (input) receives the clock signal, which provides a reference for synchronization.

AD0 – AD19 (bi- directional) transmit part of the address or 16-bit data. A16/S3 – A19/S6 (output) carry the most significant 4 bits of the address or 4 status bits. S3 and S4 indicate the segment register being used.

S5 indicates the Interrupt enable flag. Low in the S6 indicates 8086 is on the bus, during hold acknowledge period the 8086 tri-states the pin and allows another bus master to take control of the system bus

Remember that address pins are output ! A latch is like a “buffer” or “bridge” between the CPU address pins and the system address bus. The “bridge” allows one-way traffic, which is controlled by a latch enable signal. ALE pin from 8088 is used as the latch enable.  1) When the latch enable is low, the input pins are set at high- impedance state (don’t care)  2) When the enable line becomes high, the output is made equal to the input  3) If the enable line goes back low again, the output retains its current value.

Signal on a tri-state pin may be in one of the three states:  1) low (0);  2) high (1);  3) open (high impedance) The “high-impedance” state is equivalent to disconnecting the pin from both the high and low voltage sources. If a pin is in the high-impedance state, it will not affect the system bus to which it is connected. Thus the bus can transmit other signals without being affected.

BHE (output): bus high enable, can be used to select memory banks RD (output):low when reading data from memory or an I/O location. TEST (input): used with WAIT instruction. INTR (input): maskable interrupt input, must be held at high level until recognized to generate an interrupt. NMI (input): nonmaskable interrupt input activated by a leading edge RESET (input): system reset signal

INTA (tri-state): interrupt acknowledge. ALE (output):address latch enable, indicating that the address is available on the bus. DEN (tri-state): data bus enable, indicating that the processor is ready to send or receive data. DT/R (tri-state): data transmit/receive, indicating whether the processor is sending or receiving data.

IO/M (tri-state): accessing memory or I/O ? WR (tri-state): is the CPU outputting data ? HLDA (output):hold acknowledge HOLD (input): hold request from external circuitry

LOCK (output): lock peripherals off the system RQ/GT1, RQ/GT0 (bi-directional): request/grant for the direct memory access (DMA) operation.