Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Finite State Machine Continued
Lecture 13: Sequential Circuits
State Machine Design Procedure
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
1 Lecture 14: FSM and Basic CPU Design Today’s topics:  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/24  will cover Chapters.
Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.
1 CSE370, Lecture 14 Lecture 14 u Logistics n Midterm 1: Average 90/100. Well done! n Midterm solutions online n HW5 due date delayed until this Friday.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
11/10/ :53:59 AMweek12-3.ppt1 Intelligent Traffic Controller We want to use a finite state machine to control the traffic lights at an intersection.
Digital Computer Design Fundamental
COE 202: Digital Logic Design Sequential Circuits Part 1
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
Sequential Circuits. Two primary differences between combinational circuits and sequential circuits –Sequential circuits are synchronous (use a clock)
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
1 CSE370, Lecture 15 Lecture 15 u Logistics n HW5 due this Friday n HW6 out today, due Friday Feb 20 n I will be away Friday, so no office hour n Bruce.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2012.
DLD Lecture 26 Finite State Machine Design Procedure.
Basic Concepts of Sequential Circuits Section Lecture 01.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 Lecture 12: Adders, Sequential Circuits Today’s topics:  Carry-lookahead adder  Clocks, latches, sequential circuits.
Digital System Design using VHDL

CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
1 Lecture 13: Sequential Circuits, FSM Today’s topics:  Sequential circuits  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/20.
Digital Design - Sequential Logic Design
Combinational circuits
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
LATCHED, FLIP-FLOPS,AND TIMERS
Introduction to Sequential Logic Design
Clocks A clock is a free-running signal with a cycle time.
COMP541 Sequential Logic – 2: Finite State Machines
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Latches and Flip-flops
Jeremy R. Johnson Mon. Apr. 3, 2000
Lecture 13: Sequential Circuits, FSM
Lecture 13: Sequential Circuits, FSM
Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Latches The second part of CS231 focuses on sequential circuits, where we add memory to the hardware that we’ve already seen. Our schedule will be very.
Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday
Sequential Logic.
Synchronous sequential
Synchronous Sequential
Flip-Flops.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
SEQUENTIAL CIRCUITS __________________________________________________
FLIPFLOPS.
Finite State Machine Continued
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Clocks A clock is a free-running signal with a cycle time.
Lecture 4: Finite State Machines
Presentation transcript:

Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1

2 Sequential Circuits Sequential circuit: consists of combinational circuit and a storage element At the start of the clock cycle, the rising edge causes the “state” storage to store some input values This state will not change for an entire cycle (until next rising edge) The combinational circuit has some time to accept the value of “state” and “inputs” and produce “outputs” Some of the outputs (for example, the value of next “state”) may feed back (but through the latch so they’re only seen in the next cycle State Combinational Cct Clock Inputs Outputs Inputs

3 Designing a Latch An S-R latch: set-reset latch  When Set is high, a 1 is stored  When Reset is high, a 0 is stored  When both are low, the previous state is preserved (hence, known as a storage or memory element)  When both are high, the output is unstable – this set of inputs is therefore not allowed Verify the above behavior!

4 D Latch Incorporates a clock The value of the input D signal (data) is stored only when the clock is high – the previous state is preserved when the clock is low

5 D Flip Flop Terminology: Latch: outputs can change any time the clock is high (asserted) Flip flop: outputs can change only on a clock edge Two D latches in series – ensures that a value is stored only on the falling edge of the clock

6 Sequential Circuits We want the clock to act like a start and stop signal – a “latch” is a storage device that stores its inputs at a rising clock edge and this storage will not change until the next rising clock edge Combinational Circuit Outputs Combinational Circuit Latch Inputs Clock

7 Finite State Machine A sequential circuit is described by a variation of a truth table – a finite state diagram (hence, the circuit is also called a finite state machine) Note that state is updated only on a clock edge Next-state Function Output Function Current State Clock Inputs Next state Outputs

8 State Diagrams Each state is shown with a circle, labeled with the state value – the contents of the circle are the outputs An arc represents a transition to a different state, with the inputs indicated on the label D = 1 D = 0 D = 1 This is a state diagram for ___?

9 3-Bit Counter Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0 Draw the state diagram:  How many states?  How many inputs?

10 3-Bit Counter Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0 Draw the state diagram:  How many states?  How many inputs?

11 Traffic Light Controller Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can’t be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light need change only if a car is waiting on the other road State Transition Table: How many states? How many inputs? How many outputs?

12 State Transition Table Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can’t be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light must change only if a car is waiting on the other road State Transition Table: CurrState InputEW InputNS NextState=Output N 0 0 N N 0 1 N N 1 0 E N 1 1 E E 0 0 E E 0 1 N E 1 0 E E 1 1 N

13 State Diagram State Transition Table: CurrState InputEW InputNS NextState=Output N 0 0 N N 0 1 N N 1 0 E N 1 1 E E 0 0 E E 0 1 N E 1 0 E E 1 1 N