Class presentation based on ISSCC 2013- 24.5 : A Low-power 1GHz Razor FIR Accelerator with Time-Borrow Tracking Pipeline and Approximate Error Correction.

Slides:

Advertisements

Similar presentations

Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.

Advertisements

Microprocessor Reliability

Introduction to CMOS VLSI Design Sequential Circuits.

A Robust, Fast Pulsed Flip- Flop Design By: Arunprasad Venkatraman Rajesh Garg Sunil Khatri Department of Electrical and Computer Engineering, Texas A.

Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.

Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.

This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme [FP7/ ] under.

Robust Low Power VLSI R obust L ow P ower VLSI A Programmable Multi- Channel Sub-Threshold FIR Filter for a Body Sensor Node Alicia Klinefelter Dept. of.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.

A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Microarchitectural Approaches to Exceeding the Complexity Barrier © Eric Rotenberg 1 Microarchitectural Approaches to Exceeding the Complexity Barrier.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

10/27/05ELEC / Lecture 161 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Spring EE 316 Computer Engineering Junior Lab Designing State machines for a numeric Keypad.

HIGH-SPEED VLSI TESTING WITH SLOW TEST EQUIPMENT Vishwani D. Agrawal Agere Systems Processor Architectures and Compilers Research Murray Hill, NJ

Opportunities and Challenges for Better Than WorstCase Design Todd Austin (presenter) Valeria Bertacco David Blaauw Trevor Mudge University of Michigan.

Die-Hard SRAM Design Using Per-Column Timing Tracking

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 Razor: A Low Power Processor Design Presented By: - Murali Dharan.

HIGH-SPEED VLSI TESTING WITH SLOW TEST EQUIPMENT Vishwani D. Agrawal Agere Systems Processor Architectures and Compilers Research Murray Hill, NJ

Cost-Efficient Soft Error Protection for Embedded Microprocessors

Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.

Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits

Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Circuit-Level Timing Speculation: The Razor Latch Developed by Trevor Mudge’s group at the University of Michigan, 2003.

1 paper I design and implementation of the aegis single-chip secure processor using physical random functions, isca’05 nuno alves 28/sep/06.

Spring 07, Feb 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Dissipation in VLSI Chips Vishwani D. Agrawal.

11 1 Process Variation in Near-threshold Wide SIMD Architectures Sangwon Seo 1, Ronald G. Dreslinski 1, Mark Woh 1, Yongjun Park 1, Chaitali Chakrabarti.

© The McGraw-Hill Companies, Inc McGraw-Hill 1 PRINCIPLES AND APPLICATIONS OF ELECTRICAL ENGINEERING THIRD EDITION G I O R G I O R I Z Z O N I 15.

Outline Direct conversion architecture Time-varying DC offsets Solutions on offset Harmonic mixing principle FLEX pager receiver Individual receiver blocks.

Presenter: Jyun-Yan Li Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors Pramod Subramanyan, Virendra.

1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,

UW-Madison Computer Sciences Vertical Research Group© 2010 A Unified Model for Timing Speculation: Evaluating the Impact of Technology Scaling, CMOS Design.

MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines Montek Singh & Steven M. Nowick Department of Computer Science Columbia University,

By : Majid Namaki Custom Implementation of DSP Systems, Spring 2010 Instructor: Dr S. M. Fakhraei May Nathan J. Ickes, “A Micropower DSP for Sensor.

Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.

Soft errors in adder circuits Rajaraman Ramanarayanan, Mary Jane Irwin, Vijaykrishnan Narayanan, Yuan Xie Penn State University Kerry Bernstein IBM.

A Routing Approach to Reduce Glitches in Low Power FPGAs Quang Dinh, Deming Chen, Martin D. F. Wong Department of Electrical and Computer Engineering University.

A Robust Pulse-triggered Flip-Flop and Enhanced Scan Cell Design

A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan.

A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.

Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.

Area: VLSI Signal Processing.

An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯鈞瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.

TDTL Architecture with Fast Error Correction Technique

Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.

1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.

1 NoCAlert (MICRO-2012) University of Cyprus International Symposium on Microarchitecture, December , Vancouver, Canada The Multicore Computer Architecture.

Reading Assignment: Rabaey: Chapter 9

Hrushikesh Chavan Younggyun Cho Structural Fault Tolerance for SOC.

Erik Jonsson School of Engineering & Computer Science Redundant SAR ADC Architecture and Circuit Techniques for ATLAS LAr Phase-II Upgrade Ling Du 1, Hongda.

Patricia Gonzalez Divya Akella VLSI Class Project.

Analog to Digital Converters

Low Power, High-Throughput AD Converters

1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.

11/15/05ELEC / Lecture 191 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Gill 1 MAPLD 2005/234 Analysis and Reduction Soft Delay Errors in CMOS Circuits Balkaran Gill, Chris Papachristou, and Francis Wolff Department of Electrical.

Advanced Computer Architecture Lab The University of Michigan Razor DVS Dan Ernst – 12/3/2003 Razor: Dynamic Voltage Scaling Based on Circuit-Level Timing.

Yuxi Liu The Chinese University of Hong Kong Circuit Timing Problem Driven Optimization.

Power-Optimal Pipelining in Deep Submicron Technology

Raghuraman Balasubramanian Karthikeyan Sankaralingam

SIMD Lane Decoupling Improved Timing-Error Resilience

Design of Digital Filter Bank and General Purpose Digital Shaper

Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*

Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.

High Speed Self-Correcting Circuit for Space Applications

Presentation transcript:

Class presentation based on ISSCC : A Low-power 1GHz Razor FIR Accelerator with Time-Borrow Tracking Pipeline and Approximate Error Correction in 65nm CMOS By Paul N.Whatmough, Shidhartha Das, David M,Bull ARM, Cambridge, United Kingdom Presented by: 1 Mahnaz Rasti 1 Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran Spring

Outline : Razor Systems ANT(Algorithmic Noise Tolerance) Circuits Combining Technologies Architecture of the Chip 2

Outline: Razor Systems ANT(Algorithmic Noise Tolerance) Circuits Combining Technologies Architecture of the Chip 2

Razor Systems: 4

Razor propose a new approach to DVS, based on dynamic detection of circuit timing errors Key Idea: Tune the supply voltage by monitoring the error rate during circuit operations [1] [1] (MICRO-36), December Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation- Dan Ernst 5

Razor Systems(ex. flip-flop [1] ) Double samples pipeline stages value Once with a fast clock Again with a time borrowing delay clock A metastability-tolerant comparator then validates latch value sampled with fast clock In the case of a timing error, a modified pipeline mispeculation recovery mechanism restores correct program state. [1] Ref: (MICRO-36), December Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation- Dan Ernst 6

Razor Systems: Figure 1. Pipeline augmented with Razor latches and control lines. Ref:(MICRO-36), December Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation- Dan Ernst 7

Outline: Razor Systems ANT(Algorithmic Noise Tolerance) Circuits Combining technologies Architecture of the Chip 8

ANT Circuits: Figure 2 Ref: 9

ANT Circuits: Modify algorithm for system level error control ANT detects such errors in system output and mitigates their effects on system performance. Errors are detected by low complexity prediction scheme. Figure 3 Ref: 10

ANT Circuits: Figure 4 : Error predictor in ANT Circuits-[ 11

Outline: Razor Systems ANT(Algorithmic Noise Tolerance) Circuits Combining technologies Architecture of the Chip 12

:Combining technologies Razor Systems Low power, fault tolerant ANT Rely on imbalance ripple adder and hence limited clock frequency, increasing baseline area and power & High clock frequency Low overheads 13

Outline: Razor Systems ANT(Algorithmic Noise Tolerance) Circuits Combining technologies Architecture of the Chip 14

Architecture of the Chip Approximate Error Correction Time Borrow Tracking Figure5: FIR accelerator with Razor latches, time-borrow tracking (TBT) and approximate error correction (AEC)- ISSCC 2013 –

Architecture of the Chip Figure6: FIR accelerator with Razor latches, time-borrow tracking (TBT) and approximate error correction (AEC)- ISSCC 2013 –

Characteristics: Tow distinct error correction technique TBT AEC A 1Ghz datapath due to elimination of ripple-carry adders Energy efficiency improvement of up to 37% 17

Die: TSMC CMOS 65nm LPTechnology Node 530 micron * 350 micronDimension 16-Tap FIR, 8b coefficient, 18b o/pPipeline Design 1974(393 in pipeline)/ 120 (30% of pipeline FF) Total FF/RZL 1.59%Hold Buffer Area Overhead v with RazorMax Clock Frequency Figure7: Die photo- ISSCC 2013 –

References: 1.ISSCC 2013 – 24.5 – “A Low-Power 1GHz Razor FIR Accelerator with Time-Borrow Tracking Pipeline and Approximate Error Correction in 65nm CMOS” - Paul N. Whatmough - ARM, Cambridge, United Kingdom. 2.(MICRO-36), December 2003 – “Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation”- Dan Ernst 3.“Algorithmic Noise Tolerance for Low Power Signal Processing in the Deep SubMicron Area” - ECE Department University of Illinois at Urbana- Champaign 19