Ch 8. Sequential logic design practices 1. Documentation standards ▶ general requirements : signal name, logic symbol, schematic logic - state machine.

Slides:



Advertisements
Similar presentations
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Advertisements

EE365 Adv. Digital Circuit Design Clarkson University Lecture #13 Clock Skew & Synchronization.
Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices.
Synchronous Digital Design Methodology and Guidelines
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
8.4 Counters NextReturn Any clocked sequential circuit whose state diagram contains a single cycle is called a counter. The number of states in the cycle.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Embedded Systems Hardware:
Sequential PLD timing Registers Counters Shift registers
Embedded Systems Hardware: Storage Elements; Finite State Machines; Sequential Logic.
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Sistemas Digitais I LESI - 2º ano Lesson 8 - Sequential Design Practices U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Sequential Circuit Introduction to Counter
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
1 Digital Design: Sequential Logic Blocks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth, Fundamentals.
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Lecture 21 Overview Counters Sequential logic design.
Counters.
A State Element “Zoo”.
Chapter 1_4 Part II Counters
Registers and Counters
ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
Registers and Counters
1 CSE370, Lecture 16 Lecture 19 u Logistics n HW5 is due today (full credit today, 20% off Monday 10:29am, Solutions up Monday 10:30am) n HW6 is due Wednesday.
EE24C Digital Electronics Projects
Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.
Digital Design: Principles and Practices
Synchronous Counters with SSI Gates
Introduction to Chapter 7
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 8 Reading Assignments  8.1, ,   8.5.1, 8.5.2,  8.8  We will.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.
Counters By Taweesak Reungpeerakul
Digital Design Lectures 11 & 12 Shift Registers and Counters.
1 CSE370, Lecture 17 Lecture 17 u Logistics n Lab 7 this week n HW6 is due Friday n Office Hours íMine: Friday 10:00-11:00 as usual íSara: Thursday 2:30-3:20.
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
ENG241 Digital Design Week #8 Registers and Counters.
Sequential logic circuits
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
EE121 John Wakerly Lecture #9
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Dept. of Electrical Engineering
Digital Design: Sequential Logic Blocks
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
Synchronous Counter with MSI Gates
Flip-Flops and Related Devices
Sequential Logic Combinational logic:
Prof. Hsien-Hsin Sean Lee
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
DR S. & S.S. GHANDHY ENGINEENRING COLLEGE
Digital Fundamentals with PLD Programming Floyd Chapter 10
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
CS Fall 2005 – Lec. #5 – Sequential Logic - 1
COE 202: Digital Logic Design Sequential Circuits Part 4
Synchronous Counters with MSI Gates
Synchronous Counters with MSI Gates
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Lecture 19 Logistics Last lecture Today
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Outline Registers Counters 5/11/2019.
Presentation transcript:

Ch 8. Sequential logic design practices 1. Documentation standards ▶ general requirements : signal name, logic symbol, schematic logic - state machine layout : a collection of F/F & combination logic on same - flip-flops : type, function, clocking behavior - state machine description : state table/diagram, transition list text files in H/W description language (VHDL) - Cascaded elements. - timing diagrams - timing spec : max.clock freq, set-up & hold time min. pulse width

8.1.4 Timing Diagrams and Specification setup time margin = t clk – t ffpd(max) – t comb(max) – t setup hold time margin = t ffpd(min) + t comb(min) + t hold

Propagation delay in ns of selected CMOS flip-flops, registers, and latches Timing Diagrams and Specification

2. Latch & flip flops SSI Latches and flip flops

8.2.2 Switch debouncing

8.2.3 The Simplest Switch debounder

8.2.4 Bus Holder Circuit Low & high -> floating Low high Source or sink a small amount of additional current through R If pull-up resistor is too high, slow transition If pull-up resistor is too low, too much current

8.2.5 Multiple Registers and Latches

If EN_L = 1, Q <- Q If EN_L = 0, Q <- P

8.2.6 Registers and Latches in ABEL and PLDs Data1 in Rom is read Data2 in a different device is read

8.2.6 Registers and Latches in ABEL and PLDs

8.2.7 Registers and Latches in VHDL

8.2.7 Registers and Latches in VHDL - Inferred latch - The code doesn’t say what to do if C ≠ 1, - The compiler infers a latch to retain the value of Q

8.2.7 Registers and Latches in VHDL

8.2.7 Registers and Latches in VHDL

3. Sequential PLD Sequential GAL Devices

-No architecture control bits -More product terms 8-16 terms -Two more inputs

8.3.1 Sequential GAL Devices

8.3.2 PLD Timing Specification ㆍ A series PLD (ex : PAL26L8A ) : t PD = 25n, t CO =15n, t SU = 25 nsec ㆍ Suffix : -5, -7, A, B,…

8.3.2 PLD Timing Specification ㆍ t PD : propagation delay from input to output ㆍ t CO : P-delay from rising edge of clock to output ㆍ t SU (set-up), t cf ( = t CO ), t H ( hold) f max : reliable max.freq ㆍ external PLD : PLD output -> connect to input of another PLD ㆍ internal PLD : same PLD

4. Counters state diagram = single cycles

Ripple counter ㆍ connect in series or cascaded f/f ㆍ Carry : ripples from LSB to MSB one bit at a time ㆍ slow : n * t PTQ ( propagation delay of T f/f) CLK : applied to LSB F/F only Ripple Counters

8.4.2 Synchronous Counters

- MSI counter : Modulus N counter/divider i) Sync : ㆍ binary 4 bit counter ( 161,163 ) 161 : Async. clear function 163 : Sync. clear ( fully sync. counter ) ㆍ decade counter : 160, 162 ex) modulo-10 counter wavefarm ㆍ 4 bit up/down counter : SN74169(TTL), 74C169(CMOS), CD40169(CMOS) up/down decade counter : 192 ii ) Async : ㆍ 4 bit binary counter : 193 ㆍ 12 counter : 92 ㆍ decade counter : 90 ㆍ 4 bit up/down counter : 191 ㆍ decade up/down counter : MSI Counters and Applications

RCO = 1 when OA = OB = OC = OD = 1 & ENT = MSI Counters and Applications

8.4.6 Counters in VHDL

5. Shift Register Shift Register Structure

8.5.2 MSI Shift Register

ㆍ 4 bit bidirectional parallel-in, parallel-out shift register = universal shift register ( shift left & right, parallel & serial in-out combination ) ㆍ left ( Q D -> Q A ) & right ( Q A -> Q D ) Rin ( right – in ) & Lin ( left – in ) MSI Shift Register

8.5.3 Shift Register Counters

S1S0 = 10 RESET = 1, 0001 load then RESET = Ø = SØ Shift Register Counters

8.5.4 Ring Counters

If Q0, Q1, Q2=1, then Ø to LIN If Q0, Q1, Q2=0, then 1 to LIN Ring Counters

If Q0, Q1, Q2=1, LIN = Ø Else LIN = 1 when RESET, 1110 load Ring Counters

RESET = Ø = CLR, Q3Q2Q1Q0 = 0000 If Q3 = Ø, LIN = 1 If Q3 = 1, LIN = Ø Ring Counters

8.5.5 Johnson Counters

DQDQDQ CLK Q : Twisted ring counter 2n : 1 scalar Ex) if n=4, 8 states Simple decoding logic Ex) 4 bit Johnson counter [ ref binary counter ] Johnson Counters

2 n – 2n abnormal states OXXO -> 0001 Then LOAD 0001 N = 4, 2 4 – 2x4 = 8 (abnormal states) If Q3 = 0, LIN = 1 If Q3 = 1, LIN = Ø Johnson Counters

8.5.6 Linear Feedback Shift Register Counters

8.5.7 Shift Register in ABEL and PLDs

8.5.8 Ring Counter in ABEL and PLDs

8.5.8 Shift Register in VHDL

6. Iterative versus Sequential Circuits

If X = Y, A = 1, EQI = 1, -> then EQO = 1 If X ≠ Y, A = 0, EQI = 1, -> then EQO = Ø

RESET_L = Ø EQO = 1, next clock EQI = 1

design goal for the digital systems ⅰ ) function as required ⅱ ) high reliable & easy maintenance ⅲ ) cost effective design factor for the reliable digital systems clock skew & gating the clock static, dynamic, function hazards 7. Synchronous Design Methodology

8.7.1 Synchronous System Structure

▶ design factor for reliable digital systems ⅰ ) clock skew ⅱ ) gating the clock 1) clock skew difference between arrival times (of a clock at different devices) - for proper operation t ffpd(min) + t comg(min) - t hold – t skew(max) > 0 if hold time margin > clock skew, then system → OK 8. Impediments to Synchronous Design

8.8.1 Clock Skew

8.8.2 Gating the Clock

If CLKEN = Ø, GCLK = 1 (not ticking) If CLKEN = 1, GCLK = Clock_L = Clock Gating the Clock

8.8.3 Asynchronous Inputs

▶ metastable : Set-up & hold time → violation (not meet) ▶ Synchronizer failure - if system → use synchronizer output, while output → metastable output solution ⅰ ) min. pulse width, set-up time ⅱ ) wait “ long enough” until f/f → come out of metastable ▶ metastability resolution time : t r t r = t clk – t comb – t setup ▶ reliable synchronous design ⅰ ) wait “long enough” → slow down ⅱ ) for speed up use 9. Synchronizer Failure and Metastability

8.9.1 Synchronizer Failure

8.9.3 Reliable Synchronizer Design

8.9.5 Better Synchronizers

8.9.6 Other Synchronizer Designs

8.9.7 Synchronizing High-Speed Data Transfers