CPU Design. CS252/Culler Lec 1.2 1/22/02 Levels of Representation (61C Review) High Level Language Program Assembly Language Program Machine Language.

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

The Fetch – Execute Cycle
Machine cycle.
DAP teaching computer architecture at Berkeley since 1977
Central Processing Unit
Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.
1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.
Multicycle Datapath & Control Andreas Klappenecker CPSC321 Computer Architecture.
Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.
The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.
The processor and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
ECE 232 L2 Basics.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 2 Computer.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
CS / Schlesinger Lec1.1 1/20/99©UCB Spring 1999 Computer Architecture Lecture 1 Introduction and Five Components of a Computer Spring, 1999 Arie Schlesinger.
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
The Processor Andreas Klappenecker CPSC321 Computer Architecture.
Lecture 13 - Introduction to the Central Processing Unit (CPU)
KEY COMPONENTS OF A COMPUTER SYSTEM ANDREW LOLAVAR.
CPU Fetch/Execute Cycle
Computer Science 210 Computer Organization The Instruction Execution Cycle.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
SAP1 (Simple-As-Possible) Computer
Computer Science 210 Computer Organization The von Neumann Architecture.
Computer Architecture And Organization UNIT-II Multilevel View Point Of A Machine.
EXECUTION OF COMPLETE INSTRUCTION
Computer Architecture Mehran Rezaei
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
General Concepts of Computer Organization Overview of Microcomputer.
Lec 15Systems Architecture1 Systems Architecture Lecture 15: A Simple Implementation of MIPS Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan Some.
Computer Organization CS224 Fall 2012 Lesson 22. The Big Picture  The Five Classic Components of a Computer  Chapter 4 Topic: Processor Design Control.
Computer Architecture CPSC 350
1 Computer Architecture Part II-B: CPU Instruction Set.
Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.
Fetch-execute cycle.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
Computer Systems Organization
CSE115: Introduction to Computer Science I Dr. Carl Alphonce 219 Bell Hall
System Unit Working of CPU. The CPU CPU The CPU CPU stands for central processing unit. it is brain of computer It is most important component of the.
Microarchitecture. Outline Architecture vs. Microarchitecture Components MIPS Datapath 1.
Dale & Lewis Chapter 5 Computing components
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
EEL5708/Bölöni Lec 3.1 Fall 2006 Sept 1, 2006 Lotzi Bölöni EEL 5708 High Performance Computer Architecture Lecture 3 Review: Instruction Sets.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 2 Computer Organization.
EEL5708/Bölöni Lec 3.1 Fall 2004 Sept 1, 2004 Lotzi Bölöni Fall 2004 EEL 5708 High Performance Computer Architecture Lecture 3 Review: Instruction Sets.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
1 TM 1 Embedded Systems Lab./Honam University ARM Microprocessor Programming Model.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Catalog of useful (structural) modules and architectures
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Lecture 15: Basic CPU Design
Computer Science 210 Computer Organization
Five Execution Steps Instruction Fetch
Computer Architecture
Computer Architecture CSCE 350
The fetch-execute cycle
Computer Science 210 Computer Organization
Single-Cycle CPU DataPath.
Functional Units.
COMS 161 Introduction to Computing
Computer Structure S.Abinash 11/29/ _02.
The Little Man Computer
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Multicycle Approach We will be reusing functional units
Multicycle Design.
Program Execution.
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
Computer Architecture
Presentation transcript:

CPU Design

CS252/Culler Lec 1.2 1/22/02 Levels of Representation (61C Review) High Level Language Program Assembly Language Program Machine Language Program Control Signal Specification Compiler Assembler Machine Interpretation temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; lw$15,0($2) lw$16,4($2) sw$16,0($2) sw$15,4($2) °°°° ALUOP[0:3] <= InstReg[9:11] & MASK

CS252/Culler Lec 1.3 1/22/02 Execution Cycle Instruction Fetch Instruction Decode Operand Fetch Execute Result Store Next Instruction Obtain instruction from program storage Determine required actions and instruction size Locate and obtain operand data Compute result value or status Deposit results in storage for later use Determine successor instruction

4 Edge triggered D Flip-Flop Clk D Q Output changes only on the rising edge of the clock

CS252/Culler Lec 1.5 1/22/02 What’s a Clock Cycle? Old days: 10 levels of gates Today: determined by numerous time-of- flight issues + gate delays –clock propagation, wire lengths, drivers Latch or register combinational logic

In-Out control

Instruction 00

? ??? 00 IR ??? ALU Ctrl +1 PC Out In Beginning, Program & Data in Memory Reset counter, the Machine in a random state …. MAR MDR

??? ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

??? ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... In  Accu IR AB 102

12 JNext instruction: 01

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... IR[adr]  MAR, Accu  MDR,Write IR AB ACCU

16 JNext instruction: 02

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... In  Accu IR AB 304

20 JNext instruction: 03

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR IR AB ACCU Instruction Execute... IR[adr]  MAR, Accu  MDR,Write

24 JNext instruction: 04

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute (1)... IR[adress]  MAR, Read IR AB ACCU

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute (2)... ACCU - MDR  ACCU IR AB ACCU 304

29 JNext instruction: 05

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... (acc ≥ 0  IR[adress]  PC) IR AB ACCU

33 JNext instruction: 08

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... ACCU  OUT IR AB ACCU 202

37 JNext instruction: 09

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (1)... PC  MAR, Read IR

ALU Ctrl +1 PC Out In MAR MDR Instruction Fetch (2)... MDR  IR, PC  1 IR AB

ALU Ctrl +1 PC Out In MAR MDR Instruction Execute... HLT IR AB ACCU