High-Performance Microprocessor Design. Outline Introduction Technology scaling Power Clock Verification.

Slides:



Advertisements
Similar presentations
Operational Amplifiers
Advertisements

© 2013 IBM Corporation Use of Hierarchical Design Methodologies in Global Infrastructure of the POWER7+ Processor Brian Veraa Ryan Nett.
1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.
Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.
2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.
Power Reduction Techniques For Microprocessor Systems
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
CS 7810 Lecture 25 DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design T. Austin Proceedings of MICRO-32 November 1999.
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Clock Design Adopted from David Harris of Harvey Mudd College.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
Dynamic SCAN Clock control In BIST Circuits
Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.
EE/MAtE1671 Process Variability EE/MatE 167 David Wahlgren Parent.
CS 7810 Lecture 12 Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors D. Brooks et al. IEEE Micro, Nov/Dec.
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.
8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Lecture 7: Power.
Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.
Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.
As the frequency supplied by the generator drops lower, (1) bulb A brightens, bulb B dims. (2) bulb A brightens, bulb B remains unchanged. (3) bulb A dims,
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
Computation Energy Randy Huang Sep 29, Outline n Why do we care about energy/power n Components of power consumption n Measurements of power consumption.
Capacitors, Ammeters, & Voltmeters. Capacitors ◊ ◊ Capacitors store electrical potential energy by creating a separation of charge, usually on two parallel.
6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic
Series Circuits Circuits in which there is only one path for current to flow through All elements of the circuit (resistors, switches etc…) are in the.
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
Modern VLSI Design 4e: Chapter 7 Copyright  2008 Wayne Wolf Topics Global interconnect. Power/ground routing. Clock routing. Floorplanning tips. Off-chip.
Low Power Techniques in Processor Design
Methodology for effective hierarchical verification of low power designs Ramesh Rajagopalan Cisco Systems Inc, San Jose,
Last Time Performance Analysis It’s all relative
MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.
Washington State University
Electronic Engineering Final Year Project 2008 By Claire Mc Kenna Title: Point of Load (POL) Power Supply Design Supervisor: Dr Maeve Duffy.
ECE 124a/256c Advanced VLSI Design Forrest Brewer.
Variation-Tolerant Circuits: Circuit Solutions and Techniques Jim Tschanz, Keith Bowman, and Vivek De Microprocessor Technology Lab Intel Corporation,
Power Integrity Test and Verification CK Cheng UC San Diego 1.
By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.
VLSI Design System-on-Chip Design
Computer Science and Engineering Power-Performance Considerations of Parallel Computing on Chip Multiprocessors Jian Li and Jose F. Martinez ACM Transactions.
Scaling I Mohammad Sharifkhani. Reading Text book II (pp. 123)
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Tin Foil Capacitor A capacitor is an electrical component that stores charge. Whilst you’re watching the demo, write down some.
Electrical Circuits Making Electricity Useful Circuit Diagrams Electrical circuits can be shown in diagrams using symbols: 9.0V.
Chapter 4 – RFID tag chip design. Figure 4.1 Tag system architecture.
CS203 – Advanced Computer Architecture
ACCURATE ELECTRONIC STOPWATCH
EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003 Rev /05/2003.
LOW POWER DESIGN METHODS
M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.
Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by:
Basics of Bypass Capacitor, Its Functions and Applications.
Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Power.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
Summary Remaining Challenges The Future Messages to Take Home.
ECE Department, University of California, Davis
LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.
A 13.5-mW 5-GHz Frequency Synthesizer With Dynamic Divider
Repair Solutions for a Legacy Network
Transistors on lead microprocessors double every 2 years Moore’s Law in Microprocessors Transistors on lead microprocessors double every 2 years.
BIC 10503: COMPUTER ARCHITECTURE
Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003
Alpha 21264: Microarchitecture and Performance
Introduction to Micro Controllers & Embedded System Design
Basic Electronics Part Two: Electronic Components.
Electric Circuits RL Circuits
Energy Efficient Power Distribution on Many-Core SoC
Voltage Divider Circuit
COPING WITH INTERCONNECT
Presentation transcript:

High-Performance Microprocessor Design

Outline Introduction Technology scaling Power Clock Verification

High-Performance Microprocessor Design Introduction Alpha has historically been at the forefront of processor performance –Clean architectural design –Clever micro-architectural design –Aggressive circuit design As a result, Alpha designers had to be at the forefront in dealing with the challenges of DSM scaling.

High-Performance Microprocessor Design Power Power dissipation limits performance –Lower voltage –Conditional clocks Power distribution is a major concern –Supply affects circuit performance, reliability –IR drops, L dI/dt drops –Requires careful design of power supply grid –On/off chip decoupling capacitors

High-Performance Microprocessor Design Clock High clock rates require extremely careful clock design. Must control –Slew rate –Skew –Jitter And try not to burn up the chip doing it

High-Performance Microprocessor Design Verification Verification has become the largest component of design effort. Static timing Electrical checks Logic verification