What do you expect/require of other groups? Paul Spillane, Andre Lancour, & Victor Soto.

Slides:



Advertisements
Similar presentations
Chapter 2 Data Manipulation Dr. Farzana Rahman Assistant Professor Department of Computer Science James Madison University 1 Some sldes are adapted from.
Advertisements

Microprocessors. Von Neumann architecture Data and instructions in single read/write memory Contents of memory addressable by location, independent of.
Lecture 01: Introduction to Microcomputer & Embedded Systems.
MICRO PROCESSER The micro processer is a multipurpose programmable, clock driven, register based, electronic integrated device that has computing and decision.
Microprocessors. Microprocessor Buses Address Bus Address Bus One way street over which microprocessor sends an address code to memory or other external.
 CPU: Central Processing Unit  I/O: Input /Output  Bus: Address bus & Data bus  Memory: RAM & ROM  Timer  Interrupt  Serial Port  Parallel Port.
Computer Architecture and Data Manipulation Chapter 3.
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
Memory Hierarchy. Smaller and faster, (per byte) storage devices Larger, slower, and cheaper (per byte) storage devices.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Introduction to Microprossor.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Data Manipulation Computer System consists of the following parts:
Computer Hardware Processing and Internal Memory.
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
Processor Architecture Kieran Mathieson. Outline Memory CPU Structure Design a CPU Programming Design Issues.
UNIT 9 Computer architecture
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 2.
Quiz 3.1  Compiler friendly  Larger code sizes (~30%)  Complicated microcode  Fewer instructions  Easier to validate  Emphasis on hardware.
MCU – Microcontroller Unit – 1 MCU  1 cip or VLSI core – application-specific.
Introduction to Microcontrollers Dr. Konstantinos Tatas
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
Input / Output CS 537 – Introduction to Operating Systems.
ECE 353 Introduction to Microprocessor Systems
Computer architecture Microprocessor based computers.
Raster-scan system In addition to the central processing unit a special purpose processor called the video controller or display controller is used to.
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
By Justin Cryer. Motherboard (ROM) In personal computers, a motherboard is the central printed circuit board and holds many of the crucial components.
Chapter 2 The CPU and the Main Board  2.1 Components of the CPU 2.1 Components of the CPU 2.1 Components of the CPU  2.2Performance and Instruction Sets.
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Why do you need to study computer organization and architecture? Computer science and IT.
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
General Concepts of Computer Organization Overview of Microcomputer.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Input-Output Organization
Chapter 2 Data Manipulation. © 2005 Pearson Addison-Wesley. All rights reserved 2-2 Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine.
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
Introduction to Microprocessors
Computer organization Practical 1. Administrative Issues The course requirements are: –To be nice and open minded –To pass the exam (there is a boolean.
Computer Structure & Architecture 7b - CPU & Buses.
 Historical view:  1940’s-Vacuum tubes  1947-Transistors invented by willliam shockely & team  1959-Integrated chips invented by Texas Instrument.
12/13/ _01 1 Computer Organization EEC-213 Computer Organization Electrical and Computer Engineering.
HOW a Computer Works ? Anatomy of Microprocessor.
MICROOCESSORS AND MICROCONTROLLER:
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Data Manipulation Brookshear, J.G. (2012) Computer Science: an Overview.
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
1 The Instruction Set Architecture September 27 th, 2007 By: Corbin Johnson CS 146.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
Ee314 Microprocessor Systems Dr. Mircea DABACAN Electrical Engineering & Computer Science Dept., Washington State University Office: EE/ME 504 Phone:
Chapter 2: Data Manipulation
Logical & Physical Address Nihal Güngör. Logical Address In simplest terms, an address generated by the CPU is known as a logical address. Logical addresses.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
I/O: Input-Output By: Tommy Zeng. What is I/O? I/O – short for “Input – Output” How a computer interacts with its users Input – gets information from.
Modified Harvard architecture 8-bit RISC single chip microcontroller Complete System-on-a-chip On Board Memory (FLASH, SRAM & EEPROM) On Board Peripherals.
BITS Pilani Pilani Campus Pawan Sharma ES C263 Microprocessor Programming and Interfacing.
1 بسم الله الرحمن الرحيم MEMORY AND I/O. Introduction to 8086 Microprocessor 8086 Pin Configuration Pin Configuration 8086 Architecture & Modes 2.
MICROCONTROLLER ARCHITECTURE & ASSEMBLY LANGUAGE PROGRAMMING
Microprocessor and Microcontroller Fundamentals
Chapter 1 Fundamentals of Computer Design
CS 140 Lecture Notes: Virtual Machines
Course Outline for Computer Architecture
CPU Structure CPU must:
Presentation transcript:

What do you expect/require of other groups? Paul Spillane, Andre Lancour, & Victor Soto

Group 2: Instruction Set and Initialization Memory Hierarchy/Storage – Set of instructions, design decisions, and instruction set architecture to be stored in location of memory/registers. Data handling and memory operations (Both ISA & Initialization) – Setting fixed constant value – Moving data from memory location to a register, or vice versa. – Reading and writing data from hardware devices. I/O – Instruction Set/ISA Need to determine whether to use memory-mapped or port I/O. – RISC = Memory mapped. – CISC = Limited address space and specific I/O instructions, Port I/O – Data handling and memory operations Reading and writing data from hardware devices.

Group 3: Processor pipeline, bus, registers Memory hierarchy/storage – Registers Require available registers to load data, then store register data to memory. – Bus Memory bus to connect I/O bridge to main memory. I/O – Registers If using memory-mapped I/O, require available registers to load data and write the register data to I/O device. If using port I/O, require specific registers to be reserved for port I/O operations. I/O devices most likely have their own registers. – Bus System to connect the CPU to I/O bridge.

Group 4: Power consumption & testing/performance Make sure our memory hierarchy/storage & I/O functionality works well in microprocessor through integration testing. Power specifications for hardware used in memory hierarchy/storage & I/O functionality. Time constraints for reading and writing memory for ROM and RAM. Time constraints for performing I/O operations.

Group 5: Integration/Project management Memory hierarchy/storage – The path of project, which will require memory hierarchy/storage. I/O – I/O devices to be used by microprocessor Digital display Buttons Wheel (if applicable).