- the new generation realtime operating system For embedded and fault tolerant applications.

Slides:



Advertisements
Similar presentations
Technische universiteit eindhoven 4 September 2002www.ics.ele.tue.nl/~btheelen1 B.D. Theelen Architecture Design of a Scalable Single-Chip Multi-Processor.
Advertisements

Technische universiteit eindhoven November 2000Ad Verschueren and Bart Theelen1 The Multi Micro Processor Eindhoven.
Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.
A Sample RTOS Presentation 4 Group A4: Sean Hudson, Manasi Kapadia Syeda Taib.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
Chorus and other Microkernels Presented by: Jonathan Tanner and Brian Doyle Articles By: Jon Udell Peter D. Varhol Dick Pountain.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
MotoHawk Training Model-Based Design of Embedded Systems.
Chapter 4 Threads, SMP, and Microkernels Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
490dp Synchronous vs. Asynchronous Invocation Robert Grimm.
Contiki A Lightweight and Flexible Operating System for Tiny Networked Sensors Presented by: Jeremy Schiff.
Figure 2.8 Compiler phases Compiling. Figure 2.9 Object module Linking.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Figure 1.1 Interaction between applications and the operating system.
RTOS Design & Implementation Swetanka Kumar Mishra & Kirti Chawla.
Ehsan Shams Saeed Sharifi Tehrani. What is DSP ? Digital Signal Processing (DSP) is used in a wide variety of applications, and it is hard to find a good.
CS-334: Computer Architecture
Introduction to Symmetric Multiprocessors Süha TUNA Bilişim Enstitüsü UHeM Yaz Çalıştayı
Advanced Embedded Systems Design Pre-emptive scheduler BAE 5030 Fall 2004 Roshani Jayasekara Biosystems and Agricultural Engineering Oklahoma State University.
Real Time Operating System
COMP201 Computer Systems Exceptions and Interrupts.
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
1 Fault Tolerance in the Nonstop Cyclone System By Scott Chan Robert Jardine Presented by Phuc Nguyen.
LiNK: An Operating System Architecture for Network Processors Steve Muir, Jonathan Smith Princeton University, University of Pennsylvania
Input and Output Computer Organization and Assembly Language: Module 9.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Top Level View of Computer Function and Interconnection.
1 XYZ: A Motion-Enabled, Power Aware Sensor Node Platform for Distributed Sensor Network Applications Presenter: James D. Lymberopoulos, A. Savvides.
Lecture 3 Process Concepts. What is a Process? A process is the dynamic execution context of an executing program. Several processes may run concurrently,
Operating Systems. Definition An operating system is a collection of programs that manage the resources of the system, and provides a interface between.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
© Imperial College LondonPage 1 A voltage controller design and it’s hardware implementation for a DC/AC power converter Xinxin Wang Control and Power.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
Real Time Operating Systems Introduction to Real-Time Operating Systems (Part I) Course originally developed by Maj Ron Smith.
The Mach System Abraham Silberschatz, Peter Baer Galvin, Greg Gagne Presentation By: Agnimitra Roy.
1 Threads, SMP, and Microkernels Chapter Multithreading Operating system supports multiple threads of execution within a single process MS-DOS.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
ECGR-6185 µC/OS II Nayana Rao University of North Carolina at Charlotte.
VLSI Algorithmic Design Automation Lab. THE TI OMAP PLATFORM APPROACH TO SOC.
Author George Peck EVLA Hardware Monitor & Control PDR March 13, MIB FUNCTIONALITY.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
1 VxWorks 5.4 Group A3: Wafa’ Jaffal Kathryn Bean.
The Mach System Silberschatz et al Presented By Anjana Venkat.
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
1 Lecture 1: Computer System Structures We go over the aspects of computer architecture relevant to OS design  overview  input and output (I/O) organization.
Threaded Programming Lecture 1: Concepts. 2 Overview Shared memory systems Basic Concepts in Threaded Programming.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
System Software Design Engineer: Mac Gainor Western Washington University.
Operating Systems Unit 2: – Process Context switch Interrupt Interprocess communication – Thread Thread models Operating Systems.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
SMP Basics KeyStone Training Multicore Applications Literature Number: SPRPxxx 1.
Page 1 2P13 Week 1. Page 2 Page 3 Page 4 Page 5.
1.3 Operating system services An operating system provide services to programs and to the users of the program. It provides an environment for the execution.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Microprocessors Personal Computers Embedded Systems Programmable Logic
The Mach System Sri Ramkrishna.
System On Chip.
Embedded Systems Design
QNX Technology Overview
I/O Systems I/O Hardware Application I/O Interface
Operating Systems Chapter 5: Input/Output Management
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
Presentation transcript:

- the new generation realtime operating system For embedded and fault tolerant applications.

RTOS for DSPs why? What is a DSP What is a RTOS What is OSE DSPs systems Distribution Future

What is a DSP? N x16 x 16-bit parallel Multiplier-Accumulator (MAC) N x 40-bit accumulators including extension bits N x 40-bit parallel barrel shifter Numeric Overflow,Saturation Highly parallel instruction Nested hardware DO loops N x Program ROM N x Program RAM N x Data ROM, N x Data RAM Host port interface N x high speed serial channels

What is a DSP? New MCUs come with added DSP functionality New MPUs come with added DSP functionality New DSPs add MPU or MCU functionality DSPs drive the micro processor evolution General Processor MPUs MCUs DSPs Everyone wants to be a DSP

What is a RTOS? A multitasking preemptive kernel Memory management Inter-process communication Error-handling Debug capabilities

Why a RTOS kernel No RTOS Interrupt level Interrupt + Background level RTOS Preemptive kernel

What is OSE OSE is a powerful new architecture designed specifically to address the shortcomings of the traditional embedded RTOS model. Traditional RTOS Shortcomings:  Shared Memory approach  Extensive application programming  Complex IPC model  Lack of support for distributed systems  Application must handle RTOS errors  Significant RTOS expertise required  Complex error scenarios, like Priority Inversion

What is OSE Conventional RTOS OSE Synchronisation Shared data Passing data Async. Comm. Message Event flag Semaphore Mailbox Polling The OSE message, a powerful IPC mechanism No. of system calls20+6

What is OSE Mailbox OSE MessageConventional mailbox

What is OSE Message contentsOSE MessageConventional mailbox Message ID Yes No Sender process ID Yes No Receiving process ID Yes No Owner protection Yes No Selective receive Yes No Max data size 64 Kbytes 32 bit Data structure C-structure 32 bit word

Features of OSE for DSPs Scalable Deterministic Hard realtime performance Supports DSP memory structure Timer management Small footprint Event driven

Before DSPs HF PCM 8kHz Control Unit “Host” Switch RBS RADIO Telecom systems have used OSE for over 10 years

First generation of DSPs. HF PCM 8kHz Control Unit “Host” Switch RBS RADIO DSP DSP implemented by H/W Engineers Control code implemented by S/W Engineers

DSPs Today. IFHF AD DA DUC DSP PCM 8kHz LF 32kHz Control Unit “Host” DDC Switch RBS DDC Digital Down converter DUC Digital Up converter Control Code and DSP implemented by specialised S/W Engineers

OSE in a distributed environment CPU DSP CPU PROCESS SIGNAL C PROCESS B A LH The OSE Link Handler automatically interconnects multiple CPUs. The S/W running on the Controller and the DSP become a single application across CPU and even board boundaries.

OSE in a distributed system MPU DSP The available processing power can be scaled to fit the needs of the application

DSPs Tomorrow. IFHF AD DA DUC DSP PCM 8kHz LF 32kHz DDC Switch RBS Multi-core DSPs able to run Control code and Algorithms. A separate ‘Controller’ is no longer required.

Multi-Core support MEMORY DSP CORE Shared execution One kernel with private Ram. Global memory pools Enables zero copy signaling between cores OSE Kernel

- the new generation realtime operating system For embedded and fault tolerant applications.