LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.

Slides:



Advertisements
Similar presentations
Introduction to DFT Alexander Gnusin.
Advertisements

BOUNDARY SCAN.
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
What is Arduino?  Arduino is a ATMEL 168 micro-controller kit designed specially for small projects  User friendly IDE(Integrated Development Environment)
Robotics Club, Snt Council2 The 3 Schools of Robotics: Mechanical Design – Types of motors – Material selection –
MICRO-CONTROLLER: A microcontroller is the brain of the robot: These are: 1. Integrated Circuits (ICs) 2. Programmable.
Lecture 28 IEEE JTAG Boundary Scan Standard
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 291 Lecture 29 IEEE JTAG Advanced Boundary Scan & Description Language (BSDL) n Special scan.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Real-Time Systems Design JTAG – testing and programming.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
Presented by Karin Shusterman Another use of the JTAG Interface on FPGA.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
JTAG testing with XJTAG. XJTAG – Not what you have thought of…
SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
 Main Components:  Sensors  Micro controller  Motor drivers  Chasis.
Critical Design Review February 23 rd, 2010 Hassan Alabudib Kamal Sabi Peng Chen Marisol Lozano Roman Yirui Huang.
PCI/104 Explanation and Uses in Test Program Set Development.
Microcontroller: Introduction
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 
Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
Serial Peripheral Interface (SPI) Bus. SPI Bus There is no official specification for the SPI bus. It is necessary to consult the data sheets of the devices.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Silicon Labs ToolStick Development Platform
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Department of Electronic & Electrical Engineering Embedded system Aims: Introduction to: Hardware. Software Ideas for projects ? Robotics/Control/Sensors.
MICROCONTROLLERS. What is a microcontroller? A microcontroller is a nifty little gadget that houses a microprocessor, ROM (Read Only Memory), RAM (Random.
Universal Asynchronous Receiver/Transmitter (UART)
1 Lab 1: Introduction. 2 Configure ATMEL AVR Starter Kit 500 (STK500), a prototyping/development board for Lab1. ATmega16 ( V) is the chip used.
Configuration Solutions Overview
LEONARDO INSIGHT II / TAP-MM ASTEP - The Boundary Scan Test (BST) technology © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 The Boundary.
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
System JTAG 24 th May 06 Southampton Presented By Stephen Harrison
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.
智慧電子應用設計導論(1/3) Arduino MEGA 2560
Lecture 7: Overview Microprocessors / microcontrollers.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
Embedded Communication Protocols Don Heer 10/18/10 1.
Components of a typical full-featured microcontroller.
© Aeroflex Ltd 2013 The copyright in this document is the property of Aeroflex Ltd and is supplied on the express terms that it is treated as confidential.
NAM S.B MDLAB. Electronic Engineering, Kangwon National University 1.
Programming and Debugging with the Dragon and JTAG Many thanks to Dr. James Hawthorne for evaluating the Dragon system and providing the core content for.
میکرو کنترلرهای AVR Serial Interfaces, I2C and SPI
SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.
Arduino.
Voice Controlled Robot by Cell Phone with Android App
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
AUTOMATIC TEMPERATURE CONTROLLED FAN USING 8051
Programming and Debugging with the Dragon and JTAG
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
DIGITAL CALCULATOR USING 8051
JTAG Emulators JTAG emulator Target System Debugger software
JTAG and Multi-ICE National Taiwan University
ریز پردازنده. ریز پردازنده مراجع درس میکروکنترلرهای AVR برنامه نویسی اسمبلی و C محمدعلی مزیدی، سپهر نعیمی و سرمد نعیمی مرجع کامل میکروکنترلرهای AVR.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
AVR – ATmega103(ATMEL) Architecture & Summary
Presentation transcript:

LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of Measurement and Information Systems

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó1 Contents General characteristics of embedded systems Using programmable devices LOGSYS development environment: –Configuration of programmable devices –Communication capabilities –Power supply and monitoring –User interface

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó2 Embedded systems Small size, limited power consumption Extensive connection with the environment → communication Special, various functionality Typically implemented with programmable devices: –Microprocessor, microcontroller –FPGA –Etc. Development of the prototype is (usually) expensive.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó3 Using programmable devices On-board components: –Microprocessors, microcontrollers –CPLDs, FPGAs –Serial EEPROM and FLASH Programming interfaces: –Standard solutions: JTAG, SPI, I 2 C –Vendor specific solutions: Microchip PIC: ICD port Atmel AVR: DebugWire ARM: SWD (Serial Wire Debug) Custom JTAG

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó4 Using programmable devices Programming support: –JTAG: SVF: simple, can be generated in most development environments STAPL: more complicated, loops, procedures –SPI: Intel HEX –I 2 C: Intel HEX SVF (Serial Vector Format) files: –Simple text file format –Industry standard –Describes the operations on the JTAG chain –Example: reading the device ID code //Created using Xilinx iMPACT Software [ISE Foundation i] TRST OFF; ENDIR IDLE; ENDDR IDLE; STATE RESET IDLE; FREQUENCY 1E6 HZ; //Loading device with 'idcode' instruction. SIR 6 TDI (09) SMASK (3f) ; SDR 32 TDI ( ) SMASK (ffffffff) TDO (f ) MASK (0fffffff) ;

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó5 Manufacturer development tools Manufacturer development tools: –Focus on their own devices. –Offer only a limited communication support. –Power supply is usually left to external instruments. For that reason, the LOGSYS development environment has been created, which integrates the following features: –Configuration –Communication –Power supply

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó6 LOGSYS environment User application Target system Development cable USB port LOGSYS development port: - Configuration interface - Communication interface - Power supply

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó7 LOGSYS development cable Full support: –JTAG interface for configuring the target system –Clock and reset signals for operating the target system –Serial input and output signals for communication –5V short circuit protected power output with adjustable current limit (450mA, 700mA, 950mA) –Voltage and current measurement

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó8 LOGSYS development cable Supported communication modes: –UART / USRT –BitBang I/O –Master SPI –Master I 2 C (TWI, SMBus) Different target systems can use different voltages for communication → level shifters (Vref JTAG, Vref I/O). This enables the cable to be easily attached to many target systems.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó9 LOGSYS development cable Specification: –JTAG: f TCK = 1 MHz –UART / USRT: 4800 – bit/s –BitBang I/O: f CLK = 1 – 1000 Hz –Master SPI: f CLK = 2 kHz – 8 MHz –Master I 2 C: f SCL = 1 – 400 kHz –Reference voltages: 1.65 – 5 V

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó10 User application Integrated development environment. Customizable user interface (docking windows).

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó11 User application Cable browser: –Displays the connected cables. –Displays the available functions. Power panel: –Power output control. –Output current limit control. –Measurement results: Output and refererence voltages Output current

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó12 User application - Configuration Native configuration interface: JTAG interface. The LOGSYS system uses the industry standard SVF files (Serial Vector Format). In case of Xilinx devices, BIT and JEDEC files are also directly supported. Easily handles JTAG chains with devices from different manufacturers.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó13 User application - Configuration Handling JTAG chains with devices from different manufacturers: –Device 1: Atmel ATmega128 microcontroller (AVR Studio 4) –Device 2: Xilinx XC9536 CPLD (iMPACT) ATmega128 XC9536

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó14 User application - Configuration Handling composite JTAG chains: –Atmel AVR Studio 4: necessary data have to be entered manually. Devices before and after Instruction bits before and after

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó15 User application - Configuration Handling composite JTAG chains: –Xilinx iMPACT: necessary data is imported from BSDL files (Boundary Scan Description Language).

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó16 User application - Configuration The LOGSYS configuration tool has an internal device database to manage composite JTAG chains. The required data can be entered manually or can be imported from BSDL files: –Device instruction register length –Device identification code

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó17 User application - Configuration Thanks to the JTAG device database, the composite JTAG chains can be handled without any difficulties: –Query the devices in the JTAG chain –Select the device to configure –Select the configuration file –The application configures the selected device

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó18 User application - Communication Basically, the UART can be used to communicate with the embedded system: –Most target systems have UART –Application level communication Virtual serial port driver → UART of the development cable can be accessed from Windows applications.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó19 User application - Communication A simple terminal interface is available in the application for UART/USRT communication: –Adjustable parameters: baud rate, start & stop bits, parity, etc. –File I/O operations In USRT mode the development cable drives the clock output and f CLK = baud rate.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó20 User application - Communication BitBang I/O: special communication mode for simple tests and educational purposes. In this mode, the software: –Directly controls the clock –At every rising or falling clock edge: Can change the MOSI and the RESET lines Samples the MISO line

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó21 User application - Communication The interface provides rich controlling capabilities: –Clock: free run, step, adjustable frequency. –Data I/O: adjustable clock edge, different number systems, file I/O operations. –Timing-diagram: zoomable, scrollable.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó22 External applications User interface for SPI and I 2 C is device dependent: –EEPROM, FLASH –I/O expanders –A/D, D/A –Etc. Standalone applications: –SPI: FLASH programmer simple terminal interface –I 2 C: EEPROM programmer simple terminal interface These applications will be integrated into the LOGSYS development environment.

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó23 External applications Cable server application for Xilinx iMPACT Accessing the configuration interface of the development cable from Xilinx iMPACT: –Start the cable server application –Configure the cable connection in iMPACT: remote cable –iMPACT can use the JTAG interface

23/11/2007LOGSYS - Raikovich, Fehér, Laczkó24 Summary General purpose configuration and development tool. Functions: –Configuration of target systems. –Communication and test capabilities. –Power supply and measurement. Supports the manufacturer development environments. Integrated, user-friendly interface.

Questions?

Thank you for your attention!