P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical.

Slides:

Advertisements

Similar presentations

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.

Advertisements

Verilog HDL -Introduction

CS370 – Spring 2003 Hazards/Glitches. Time Response in Combinational Networks Gate Delays and Timing Waveforms Hazards/Glitches and How To Avoid Them.

Logical Design.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Self-Timed Systems Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical.

Digital Logic Chapter 5 Presented by Prof Tim Johnson

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics High-level synthesis. Architectures for low power. GALS design.

RTL Hardware Design by P. Chu Chapter 161 Clock and Synchronization.

Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.

Modeling and the simulator of Digital Circuits in Object-Oriented Programming Stefan Senczyna Department of Fundamentals of Technical Systems The Silesian.

4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.

1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.

Chapter #6: Sequential Logic Design 6.2 Timing Methodologies

ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.

Introduction to Registers Being just logic, ALUs require all the inputs to be present at once. They have no memory. ALU AB FS.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –

Digital Integrated Circuits for Communication

EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.

Introduction to VHDL (part 2)

Circuit, State Diagram, State Table

Chapter 2: Fundamentals of Digital Electronics Dr Mohamed Menacer Taibah University

1 H ardware D escription L anguages Modeling Digital Systems.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Basics of register-transfer design: –data paths and controllers; –ASM charts. Pipelining.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

VLSI stands for Very-large-scale integration (VLSI) is the process of creating integrated circuit by combining thousands of transistor into a single chip.

1 Hardware Description Languages: a Comparison of AHPL and VHDL By Tamas Kasza AHPL&VHDL Digital System Design 1 (ECE 5571) Spring 2003 A presentation.

EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.

Reading Assignment: Rabaey: Chapter 9

EE 1001 Digital Topics Introduction to Electrical Engineering Dr. Chris Carroll MWAH ccarroll.

Introduction to ASIC flow and Verilog HDL

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Basics of register-transfer design: –data paths and controllers; –ASM.

Dynamic Logic Circuits Static logic circuits allow implementation of logic functions based on steady state behavior of simple nMOS or CMOS structures.

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.

CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.

RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.

1 Digital Logic Design (41-135) Introduction Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.

©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.

Copyright © 2001 Stephen A. Edwards All rights reserved Busses  Wires sometimes used as shared communication medium  Think “party-line telephone”  Bus.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Combinational Logic Design

Homework Reading Machine Projects Labs

VLSI Testing Lecture 5: Logic Simulation

EEE2135 Digital Logic Design Chapter 1. Introduction

VLSI Testing Lecture 5: Logic Simulation

Introduction to Registers

Introduction Introduction to VHDL Entities Signals Data & Scalar Types

Vishwani D. Agrawal Department of ECE, Auburn University

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

ECE 434 Advanced Digital System L04

Hardware Description Languages

CSE 370 – Winter Sequential Logic - 1

Chapter 3 – Combinational Logic Design

VHDL Introduction.

ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.

ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.

Digital Designs – What does it take

Presentation transcript:

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical Engineers on Asynchronous Logic Circuits Based on Constant Weight Codes P. Keresztes, L.T Kóczy, A.Nagy, G. Rózsa Department of Automation, Széchenyi István University, H-9026 Győr Egyetem tér 1. HUNGARY

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 2 CONTENTS ● Széchenyi István University, Győr, Hungary ● Main branches of Eletrical Engineering in University of Győr ● Courses connecting to digital design ● The problem of clocking in SoC complexity VLSI, and solutions ● Delay insensitive asynchronous circuits ● Different approaches in teaching of DI asynchronous systems ● Detailes of our mixed TD/BU training method

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 3 Győr, a university city in Hungary

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 4 Széchenyi István University in Győr

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 5 Preliminary and/or related courses in Electrical Engineering BSc level : Digital Networks Digital Signal Processing ASIC design Application of microcontrollers MSc level :Digital systems Microprocessor architectures CMOS circuit design

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 6 Main chapters of the course ‘Digital Networks’ ●Minimization of switching functions and combinational networks ●Design process of synchronous sequential networks ●Design process of Huffmann-type asynchronous sequential networks ●Introduction to register-transfer level ●Introduction to microprocessor architectures

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 7 Main Chapters of Course ‘Digital Systems’ ● Introduction to VHDL and its application ● VHDL modeling and simulation in the design process of synchronous and Huffmann-type asynchronous sequential networks ● The delay insensitive asynchronous networks, their VHDL modeling and simulation ● High level synthesis of unisynchronous, multisynchronous and delay-insensitive asynchronous systems.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 8 Possible approaches to build up a discipline for DI asynchronous systems ● Hystorical approach ● Bottom-up approach ● Top-down approach ● A combination of top-down and bottom-up approaches

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 9 The problem of ‘clocking’ in high complexity VLSI Delay of long interconnections can be much larger then the gate-delay, i.e. - delay of long interconnections limits the clock frequeccy, or - delay of long interconnections makes wrong the synchronous operation

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 10 Solutions for ‘clocking problem’ The system consists of smaller synchronous units, which communicate asynchronously (Locally synchronous, globally asynchronous systems) Application of Delay Locked Loop (DLL) circuits Application of asynchronous units which communicate asynchronously (Locally and globally asynchronous systems, DI systems)

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 11 Three basic concepts of delay insensitive systems ● Dennis static DATA-FLOW graphs (1991) ● 4 phase asynchronous communication in multisynchronous systems ● Application of constant weight ( m-of-n) binary codes for implementation of tokens (valid versus invalid data)

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 12 Two models of DENNIS- static dataflow actor Firing: The ACTOR fires, if there are data with tokens on all inputs, and the output is free from token.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 13 A REFINED DENNIS ACTOR

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 14 4-phase handshake communication in a multisynchronous system

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 15 D.E. Müller and his famous circuit ‘C’

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 16 Rules for valid-invalid and invalid-valid transitions Among the transient states which appear during the transitions neither the invalid state nor any of the valid states may appear. PROPOSAL : Constant weight codes

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 17 Substitution of signal ‘request’ by ‘validity’ in Dual-Rail DI circuits ● ‘request is high’ is substituted by validity of data. ● ‘request is low’ is substituted by invalidity of data. For example : DUAL-RAIL circuits X1 X0X LLN LH‘0’ HL‘1’ Valid data Invalid data

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 18 A possible ‘2-of-5’ BCD code completed with code-word ‘NULL’

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 19 Invalid-valid transitions on constant weight code variables ‘1-of-2’ : L L  L H, L L  H L ‘2-of-3’   0 1 1,   ‘2-of-5’ :   ‘3-of-6’ :   

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 20 Simple actor ‘INCREMENTER’ (A DSCH scheme)

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 21 Let’s simulate the actor ‘INCREMENTER’ with DSCH system!

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 22 A student task: Let’s make an abstract level VHDL description for a two input DI incrementer Three communicating processes have to be in the architecture Process 1: process(x, ack_strd_x, strd_x1) (asynchronous register for x) Process 2: process(i, ack_strd_i, strd_i) (asynchronous register for i) Process 3: process(strd_x, strd_i, y) (A combinational network with logic completeness and hysteresis)

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 23 Hardware implementations of the processes Process 1: process(x, ack_strd_x, strd_x1) Detect the completion of x, Sample x and hold it on otput strd_x1 until ack_strd_x rises Process 2: process(i, ack_strd_i, strd_i) Detect the completion of DR variable i, Sample i and hold it until ack_strd_i rises Process 3 : process(strd_x, strd_i, y) Detect the completion of strd_x and strd_i Place the value of INCR on output y, Detect the invalidity of both strd_x and strd_i Place the NULL on output y.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 24 Now the Müller-C can be analized

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 25 This is the point of the course, when the direction is changed to BOTTOM-UP

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 26 COMPONENTS OF DI-ACTORS ● DI-registers ● DI-combinational networks

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 27 Properties of DI-registers ● Transparency during the transient when the input goes from invalid to valid ● Acknowledgement of valid data for the driver (Completion detector) ● Holding valid data until the receiving acknowledgement from all driven registers and the end of input transient from valid to invalid.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 28 DI-register (‘2-of-5’ code)

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 29 VHDL behavioural model of DI registers process(d, ack_y, y) begin if ack_y = ’0’ then y <= d after td; if d /= NULL and d /= TRANS then ack_d <= ’1’ after td; end if; elsif y /= NULL and y /= TRANS and ack_y = ’1’ and d = NULL then y <= TRANS after td, NULL after td; ack_d <= ’0’ after td + td; end if; end process;

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 30 Logic completeness and hysteresis with hysteresis decoders Logic completeness is demanded (all inputs have to be valid) before the output goes invalid to valid and (all inputs have to be invalid) before output goes valid to invalid.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 31 DI-COMBNETS : DR XOR

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 32 VHDL behavioural model of DI- COMBNETS process ( x1, x2, y) begin if x1 /= NULL and x1 /= TRANS and x2 /= NULL and X2 /= TRANS and y = NULL then y <= TRANS after td, FUNC(x1, x2) after td + td; elsif x1 = NULL and x2 = NULL and y /= NULL and y /= TRANS then y <= TRANS after td, NULL after td + td; end if; end process;

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 33 Scheme of the ACTOR ‘INCR’

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 34 Let’s simulate ACTOR ‘INCR’ with DSCH simulation system

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 35 CONCLUSIONS The new approach detailed above not only allows students a more in-depth understanding of the basic principles of the operation of delay-insensitive logic circuits, but also enables them to select the optimal constant-weight codes for the particular case.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 36 Thanks for your attention

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 37 Rules of firing TD-DF actors in implemented systems The actor senses one of the input transitions from invalid to valid. It stores the value of the valid datum, and it informs of this fact the driving actor by the placement of a token on the acknowledge output belonging to the valid input. If all the inputs have got from invalid to valid state, and they have been acknowledged, the actor checks upon the state of its output. If it is invalid, the actor transfers a valid datum to the output, whose value corresponds to its function. If in this situation, any of the driving actors changes the driven input of the actor to invalid, the actor will delete the token, if, and only if all the actors driven by it have acknowledged the receipt. The actor renders its output invalid, if, and only if all the inputs have become invalid, and all driven actors have acknowledged the receipt.