Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Non-BS cluster testing by PRPG / SA J. M. Martins Ferreira FEUP.

Slides:

Advertisements

Similar presentations

Introduction to DFT Alexander Gnusin.

Advertisements

URL: MAIL: FEUP – Rua Dr. Roberto Frias Porto - PORTUGAL tel: fax:

The Embedded Compression Dump OCI Investigations.

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz

V. Vaithianathan, AP/ECE

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.

Introduction to CMOS VLSI Design Lecture 17: Design for Testability David Harris Harvey Mudd College Spring 2004.

Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Scan design techniques J. M. Martins Ferreira FEUP / DEEC - Rua.

1 Chapter Design For Testability The Scan-Path Technique The testing problems with sequential circuit can be overcome by two properties: 1.The.

A case study of test program generation

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A Windows BS test controller application J. M. Martins Ferreira.

Introduction to design for test techniques – A micro web server TAP controller © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A micro web.

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 The IEEE std for mixed-signal test J. M. Martins Ferreira.

LEONARDO INSIGHT II / TAP-MM ASTEP - Basic Test Concepts © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins.

LEONARDO INSIGHT II / TAP-MM ASTEP - A Windows BS test controller application © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A Windows BS.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

EE466: VLSI Design Lecture 17: Design for Testability

Liron Cohen Introduction SVF was jointly developed by Texas Instruments and Teradyne in response to a need for the exchange of Boundary Scan.

Design for Testability Theory and Practice Lecture 11: BIST

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A BS test controller model J. M. Martins Ferreira FEUP / DEEC -

Embedded Hardware and Software Self-Testing Methodologies for Processor Cores Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, and Ying Chen Design Automation.

Design for Testability

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins Ferreira FEUP / DEEC - Rua Dr.

Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.

Ugur Kalay, Marek Perkowski, Douglas Hall Universally Testable AND-EXOR Networks Portland State University Speaker: Alan Mishchenko.

ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.

TOPIC - BIST architectures I

TOPIC : BILBO BIST Architectures UNIT 5 : BIST and BIST Architectures Module 5.2 BIST.

An Embedded Core DFT Scheme to Obtain Highly Compressed Test Sets Abhijit Jas, Kartik Mohanram, and Nur A. Touba Eighth Asian Test Symposium, (ATS.

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Test protocol for BS boards J. M. Martins Ferreira FEUP / DEEC.

Design for Test HIBU – Oct. 31st 2006 J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 J. M. Martins Ferreira FEUP / DEEC - Rua Dr.

EE 447/EE547 1 VLSI DESIGN Lecture 10 Design for Testability.

Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.

Introduction to design for test techniques – The IEEE std for mixed-signal test © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 The.

LEONARDO INSIGHT II / TAP-MM ASTEP - An introduction to Built-In Self-Test (BIST) © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 An Introduction.

LEONARDO INSIGHT II / TAP-MM ASTEP - The Boundary Scan Test (BST) technology © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 The Boundary.

Pseudo-Random Pattern Generator Design for Column ‑ Matching BIST Petr Fišer Czech Technical University Dept. of Computer Science and Engineering.

Logic BIST Logic BIST.

Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

LEONARDO INSIGHT II / TAP-MM ASTEP - Test protocol for BS boards © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Test protocol for BS boards.

LEONARDO INSIGHT II / TAP-MM ASTEP - A case study of test program generation © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A case study.

LEONARDO INSIGHT II / TAP-MM ASTEP - Introduction to mixed-signal testing using the standard © J. M. Martins Ferreira - University of Porto (FEUP.

© J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 IEEE Standard : Boundary-Scan Testing of Advanced Digital Networks J. M. Martins Ferreira.

TOPIC : CBIST, CEBS UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.

POWER OPTIMIZATION IN RANDOM PATTERN GENERATOR By D.Girish Kumar 108W1D8007.

July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.

SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.

Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.

Combinational circuits

VLSI Testing Lecture 14: System Diagnosis

Digital Decode & Correction Logic

Hardware Testing and Designing for Testability

COUPING WITH THE INTERCONNECT

VLSI Testing Lecture 14: Built-In Self-Test

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 2)

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

ECE 434 Advanced Digital System L18

Lecture 12: Design for Testability

VLSI Testing Lecture 15: System Diagnosis

Lecture 12: Design for Testability

Design for Testability

Lecture 12: Design for Testability

Sungho Kang Yonsei University

Lecture 26 Logic BIST Architectures

Mixed-Mode BIST Based on Column Matching

Presentation transcript:

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Non-BS cluster testing by PRPG / SA J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias Porto - PORTUGAL Tel / Fax: /

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)2 Objectives To introduce the concepts of pseudo- random pattern generation (PRPG) and signature analysis (SA) To perform an exhaustive test of a cluster of non-BS components using a PRPG / SA approach

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)3 Outline The cluster to be tested Information required Alternative routes to the solution Test program generation Experiment

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)4 The demonstration board

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)5 The IC1+IC2 non-BS cluster To be used in PRPG mode To be used in SA mode

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)6 What do we have to know? How many test vectors are required to guarantee that all 16 combinations are applied to the cluster inputs? (assuming that the BST octal on the left works in 16- bit PRPG mode) What is the correct signature at the end? (assuming that the BST octal on the right works in 16-bit SA mode)

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)7 Pseudo-random pattern generation How to determine the required number of TCK cycles? –Using a general logic simulation tool: develop a simulation model for the PRPG structure –Using Scan Educator: set up the required PRPG mode and apply TCK cycles until all 16 combinations are identified –In practice: carry out a real test run and analyse the PRPG outputs involved

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)8 Signature analysis How to determine the correct signature at the end? –Using a general logic simulation tool: develop simulation models for the three blocks (PRPG, non-BS cluster, SA) –In practice: carry out a real test run using a fault-free circuit and read the resulting signature

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)9 The number of TCK cycles required for PRPG Select “scan control mode testing – single device – on your own” Set up the required PRPG mode Apply TCK cycles until all sixteen combinations are identified

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)10 Determining the correct signature Using the Bitstream Shifter application, set up the required operating mode for the two octals (16-bit PRPG / SA) Bring the octals to Run Test / Idle and apply the required number of TCK cyles Read the correct signature in the RX field

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)11 Test procedure BOUNDARY READ opcode  IR Shift in the initial seed values  DR (BS) TEST DATA REGISTER SCAN opcode  IR Set up the required operating mode (TDR: 01 for 16-bit PRPG and 10 for 16-bit SA) BOUNDARY RUN opcode  IR Apply the required number of TCK cycles in Run Test / Idle and check the signature

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)12 Conclusion Difference between PRPG / SA and deterministic test vector generation procedures Difference between the required number of TCK cycles (test speed) –Exhaustive testing via PRPG / SA –Shifting in / out each test vector and response individually