© 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice HP Bead Probe Technology Evaluation.

Slides:



Advertisements
Similar presentations
An International Technology Roadmap for Semiconductors
Advertisements

Chapter 30 Brazing, Soldering, Adhesive, Bonding
ASE Flip-Chip Build-up Substrate Design Rules
Lesson 17 HEAT GENERATION
IPC COMPONENT PLACEMENT
Manufacturing Processes Lab I MET 1321 Stick Welding part 2
Wendell Johnson Applications Engineer, Resistance and Solid- State Welding Phone: Reversible Battery.
Task 3.4. Validation of horizontal solutions Fire and mechanical characterization.
Walking-Working Surfaces
Designing for Stiffness
Professor Sung-Yeul Park
CPE495 Computer Engineering Design I Emil Jovanov Electrical and Computer Engineering The University of Alabama in Huntsville Introduction to PCB Design.
Printed Circuit Board Design
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
One Way Circuits Limited
4 QFN Challenges that will Make you Scream!
Heat Sink Selection Thermal Management of Electronics
BASIC CONSIDERATIONS IN DESIGN  The aim of the design is to completely obtain the dimensions of all the parts of the machine to furnish the data to the.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Chip Carrier Package as an Alternative for Known Good Die
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
© 2011 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Ink and Media Troubleshooting logic.
Electro-Chemical Migration Going to Implementation Stage Mike Bixenman HDP User Group Member Meeting Host: Flextronics Santa Clara, CA February 26, 2014.
1/20 Passive components and circuits - CCP Lecture 13.
TECH 104 – Technical Graphics Communication
Deposition of Solder Paste into High Density Cavity Assemblies
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
CGT 110 – Technical Graphics Communication
FOOTINGS. FOOTINGS Introduction Footings are structural elements that transmit column or wall loads to the underlying soil below the structure. Footings.
© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Analyses of Bolted Joint for Shear Load with Stainless Steel Bushing and Frictionless Shim-Flange Interface Two cases of shim plates were investigated.
Evaluation of Alternative Methods for Identifying High Collision Concentration Locations Raghavan Srinivasan 1 Craig Lyon 2 Bhagwant Persaud 2 Carol Martell.
IPC Datum Features Datum features indicate the origin of a dimensional relationship between a toleranced feature and a designated feature or.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
IPC-SM-782 Soldermask vs. Lands Only
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
HEAT TRANSFER FINITE ELEMENT FORMULATION
Technology Road Map Imaging And Etching Trace / Space Outers * Current
IPC-SM Soldermask Issues Rework of Surface Mount Assemblies due to soldermask related defects is cited as a major cause of problems by assembly.
BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS ELECTRONICS TECHNOLOGY DEPARTMENT Final Report Rev.: Dr. László Jakab, László Milán.
A Novel Solution for No-Clean Flux not Fully Dried under Component Terminations Dr. Ning-Cheng Lee & Fen Chen Indium Corporation.
Future HDI Project – Definition Stage
After the roof design is selected, the next decision is the type of roof construction-- trusses or stick built. Trusses. Less labor to install trusses.
Convection in Flat Plate Boundary Layers P M V Subbarao Associate Professor Mechanical Engineering Department IIT Delhi A Universal Similarity Law ……
IPC In-Circuit Test Fixtures In-circuit test fixtures are commonly called bed-of-nails fixtures. A bed-of- nails fixture is a device with.
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
Smart software for high-frequency design 1 HFSS Ports: Sizing ò A port is an aperture through which a guided-wave mode of some kind propagates n For transmission.
To Panelize or Not to Panelize
Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,
Effects of Component Rework on Reliability rev02 Khaw Mei Ming - Keysight HDP User Group Project Meeting 2 nd June 2016 © HDP User Group International,
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
SuperB SVT HDI for Layer 0 HDI Detector and Fan-out.
ShenZhen SiSolver Technologies Co..Ltd
ELECTRONIC ASSEMBLIES AND SOLDERING TECHNIQUE –PART II
SBN Far Detector Installation & Integration
High-Speed Serial Link Layout Recommendations –
ob-fpc: Flexible printed circuits for the alice tracker
Informal Document: ACSF Rev.1
Bluetooth Antenna Design
RHC 2512 Size 2 Watt Chip Training Module
Thermal analysis Friction brakes are required to transform large amounts of kinetic energy into heat over very short time periods and in the process they.
Mechanical Dimensions
Codification of Flip Chip Knowledge
Documenting low layer count impedance controlled stacks with Speedstack VMM Professional documentation of low layer count stacks using Speedstack’s Virtual.
Informal Document: ACSF-10-08
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

© 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice HP Bead Probe Technology Evaluation By TJ Choo and Rosa Reinosa Global Engineering Services – Palo Alto 09/15/09

2 Contents Goals & Objectives Background Key Learnings Conclusions

3 Goals & Objectives Evaluate bead probe manufacturability and its application to HP products Determine risks, challenges and ways to overcome them Apply learnings on future product implementations

DOE Objectives Mfg Bead Probe Evaluation Assess performance and feasibility of new technology Characterize contact performance using various trace sizes, SRO sizes, stencil thickness, paste apertures and probe forces Life Tests Evaluation Characterize long term performance in an ICT or functional test environment Measure probe contact cycles before cleaning or replacement is needed

5 Background Test Vehicle Description −4 trace widths: 3, 4, 6 and 7 mils −SRO shape: Oval −SRO Width = Trace W + 6 mils to allow soldermask registration tolerance of +/- 3 mils −5 SRO lengths were tested: 10, 15, 20, 25 and 30 mils 10 mils and 30 mils SRO lengths were used as margin tests −Total beads per TV: 17,088 −Board Qty: Life Tests: 24 boards & Mfg Test: 18 boards −Process: OM338-PT with SSSR, DSSR, DSDR Paste Stencil Design −Stencil thickness: 5 mils −Two stencil shapes: Diamond and Oval CLOSEUP

Key Learnings

7 SRO Shape and Bead Formation Solder beads can fail to form or attach to the Cu trace area −Trace width and SRO interact by determining the exposed Cu area in both length and width −SRO Design – SRO Registration Risks Oval (per Agilent BP Handbook) −Solder mask registration tolerance reduces Cu bonding area Rectangular (HP’s alternate approach) −Maintains a constant Cu bond area even when solder mask registration is off (within tolerance)  Preferred SRO L =20 mil SRO W =W TRC +2xTol

8 SRO Shape SRO Design – SRO Shape Shape: Rectangular SRO Length: 15~25 mils; 20 mils recommended for traces from 3~8 mils wide (length <15 mils increases bond risk –especially for trace widths < 5 mils) SRO trace width plus 2x soldermask registration tolerance −e.g., for a 4 mil trace and soldermask registration tolerance of +/– 3 mils, use 10 mils minimum SRO width

9 Bond and Short Risks Solder mask (SM) registration tolerance −Deficient SRO to Cu clearance leads to solder bond risk (next slide upper sample [1]) −Deficient trace spacing and/or SRO dam lead to short risk (next slide lower sample [2]) −Design using standard soldermask registration process tolerance Avoid the costs and risks of using technology limits Manage process tolerance through design guidelines

10 Trace Width and Spacing Select Node Candidates for Bead Probe −Use bead probe only where there is no other way to test a node Nodes impacted by signal integrity when placed on pads or vias Nodes that are inaccessible due to high board density Trace Width −Set PCB stackup so that the widest trace can be used Trace-to-Trace Spacing −Must be managed properly to avoid bond and short risk issues due to solder mask (SM) registration tolerance −Follow guidelines for SRO to Cu clearance and minimum soldermask dam −Tightly coupled differential pairs require proper board layout design Signal integrity not affected when spacing is properly managed Trace lengths must be managed to avoid potential timing issues

11 Tightly Coupled Differential Pairs 1.The delta among (a) trace without bead, (b) variable spacing differential paired impedance and (c) trace with bead are less than 1.0 [Ω] 2.Z 0 for all scenarios is less than 3% of theoretically calculated value This approach has been proven not to affect signal integrity

12 Paste Stencil and Silkscreen Paste Stencil − Beads must have apertures that span the entire exposed Cu area on the trace to insure wetting and avoid unattached solder beads −Compute solder paste volume for bead heights of 4.5~7 mils, taking into account paste metal ratio (MR) by volume and transfer efficiency (TE) Use 4.5 mil bead height for 3 mil traces Increase bead height by 0.5 mils per 1.0 mil increase in trace width up to 6 mils max −Use elongated oval paste or obround apertures for better paste release Minimum width: 9 mils Cover entire length of SRO Silk Screen Registration −Maintain proper clearance from any board silk screen markings to the exposed Cu areas for beads (SROs) −Maintain proper clearance from any silk screen (SS) board markup to SROs −Failure to do so may lead to markup encroaching on bead Cu areas and interfering with bead bonding −Specify no silkscreen encroaching allowed over solder bead Cu lands

13 Bead Height Risks Bead height is critical for reliability and contact −Too high a bead is susceptible to damage by breaking off from the trace −Too low a bead may lead to poor contact due to: Bead not rising sufficiently high above the solder mask to avoid mechanical interference Bead not rising sufficiently high above the flux residue, which may interfere when attempting to make electrical contact

14 Bead Orientation & Paste Aperture Considerations Square paste stencil apertures −Can lead to improper bead heights due to their inherently lower Area Ratio −Lead to “dry spots” at the ends of beads due to the lower spread behavior of SAC lead-free solders Oval and rectangular paste apertures may be able to overcome these difficulties of only using square apertures However, orientation of beads may be a factor for oval and rectangular paste apertures with high L/W ratios −Hence, oval and rectangular paste stencil aperture dimensions should be kept as symmetrical as possible in the x and y directions; i.e., as close to round or square as possible −Make aperture L 4 to 6 mils over bead L and adjust aperture W as needed, keeping the Length/Width ratio as close as possible while avoiding the dry spots

Board and Fixture Design Plan proper spacing and keepouts for solder beads. Account for spacing required for the probes Stagger bead probes along traces to provide proper spacing without separating traces For trace-to-trace spacing of less than 10 mils see how to implement bead probe tightly coupled differential pairs −Provide clearance of 75 mil minimum from edge of flat face probe and edge of component −Avoid contact obstruction from components, leads or other objects on board Check with ICT fixture vendor for keepout guidelines around components and leads Alternatively use the following minimum rule-of-thumb keepouts for objects up to 0.25” in height: −Board bottom:75 mils (bead center to edge of component, lead or object) −Board top:150 mils (bead center to edge of component, lead or object) −For higher than 0.25” objects: increase above keepouts 10 mils per 0.1” of added height (250 mils total max)

16 Process and ICT Risks Process −Avoid any interaction of wave flux with bead. Flux residues from wave makes probe penetration harder Paste −Select solder paste that is pin testable and is not so gummy that it will accumulate on probes Probe Selection (Life Tests) −Use flat faced probes −Use 100 mil pitch where possible or QA 75 X-probe or equivalent for tighter spacing (36 mil Ø) −Avoid probe face Ø < 25 mils −When probes face Ø < 30 mils use a guided probe top plate −Try using the larger faced probes −Use 6.5 to 8.1 oz force probes for lead-free no-clean process

17 Conclusions Bead probe technology is feasible and can be made to work with proper process control Key control variables are solder mask registration and SRO shape Trace width in combination with SRO length (most reliable is 20 mils) have the greatest impact on bead formation Flux residue contamination is also a challenge for bead probe. Solder paste selection is critical. Increasing probe force does not improve electrical contact