S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

Coincidence Matrix ASIC prototype performances CMA PRR CERN, 15 December 2003.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Beam Test of TGC electronics in 2003 Introduction Electronics Setup Stand-alone Run Setup Data.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Sept 25, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
IWORID2004 Glasgow1 Design and test of a data acquisition system based on USB interface for the Medipix2 chip Università di Cagliari Sezione di Cagliari.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
October 1st th Workshop on Electronics for LHC Experiment at Amsterdam 1 Beam Test Result of the ATLAS End-cap Muon Level-1 Trigger Chikara Fukunaga.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
S.Veneziano – INFN Roma July 2003 TDAQ week CMA LVL1 Barrel status ATLAS TDAQ week July 2003.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
STGC Trigger Demonstrator sTGC Trigger Demonstrator ATLAS Israel Annual Meeting 30 December 2012 Lorne Levinson, Julia Narevicius, Alex Roich, Meir Shoa,
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Some thoughts on the New Small Wheel Trigger Issues V. Polychronakos, BNL 10 May,
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Oct 8th 2002S. Veneziano, INFN-Roma1 CMA LVL1 Barrel status ATLAS Muon week 8th October 2003 CM ASIC status Splitter tests and status PAD tests and status.
2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
IB PRR PRR – IB System.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
29 May 2009 Henk Boterenbrood, Augusto Ceccucci, Bjorn Hallgren, Mauro Piccini and Helmut Wendler 1 The Calorimeter Recorder CARE.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
CCS Hardware Test and Commissioning Plan
Update on CSC Endcap Muon Port Card
PRR of the TGC SLB and SSW (Reported by CF)
APV Readout Controllers DAQ
CMS EMU TRIGGER ELECTRONICS
LHCb calorimeter main features
RPC Front End Electronics
Presentation transcript:

S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002

S. Veneziano, Lecce 21 February 2002 Splitter boards Small production of prototype boards done, under test: – channel boards (RN connectors) – channel boards (RG58) connectors –6 80-channel test boards (RN-LVDS-CMOS) –2 64-channel test boards (RN-LVDS-CMOS) To be mounted –6 splitter motherboards Should equip Frascati/Napoli/Tor Vergata test stands to be able to accept/reject current design, aim at December PRR (earlier production?)

S. Veneziano, Lecce 21 February 2002 ASIC status Wafers out second week of February, (process OK) Now under packaging Test board under construction (industrial low frequency test starts third week of March) Test vector generation 1/3 done –RAM test and functional test to be done

S. Veneziano, Lecce 21 February 2002 PAD board status Data trasmission test from PAD logic chip via optical transmitter to receiver OK. Working on TTC clock generation –Naples optical link bit-error-rate test OK with TTC 40 MHz clock. –Synchronous commands next (test pulse generation) need TTCVI board software Coincidence matrix board eta and phi PCBs under construction

S. Veneziano, Lecce 21 February 2002 Production in 2002 Our aim is to start the splitter production end of OR piggy boards (part of PAD board) production should start end of Test system (industrial standard) under construction –Test boards

S. Veneziano, Lecce 21 February 2002 Irradiation tests february SEE tests at Louvain –Temperature sensor –ADC –16-bit IO register –1 Mbit flash memory –OR-logic Total dose tests on these components will be done in March 3/15 components left

S. Veneziano, Lecce 21 February 2002 March 11th Design Reviews FDR splitter –Prototype design –Lab tests –Naples test results –Cabling document FDR PAD and optical link PDR Sector logic and ROD

S. Veneziano, Lecce 21 February 2002 FE output and bias circuit

S. Veneziano, Lecce 21 February 2002 Input pulse vs cable lenght 2 meter flat cable 10m flat cable

S. Veneziano, Lecce 21 February meter flat cable 10 m flat cable Receiver output vs cable lenght

S. Veneziano, Lecce 21 February 2002 Effect of C on pulse shape Inpad 10m 180 pf Inpad 10m

S. Veneziano, Lecce 21 February 2002 Input pulse shape vs Capacitance value Inpad 10m 100 pF Inpad 10m 220 pF Inpad 10m 56 pF

S. Veneziano, Lecce 21 February 2002 Receiver pulse width vs C 220 pF 180 pF 56 pF 100 pF

S. Veneziano, Lecce 21 February 2002 Pulse width vs capacitance position along cable Beginning of cable (56 pF) End of 10m cable (56 pF)

S. Veneziano, Lecce 21 February 2002 Input circuit simulation studies Only terminating resistor

S. Veneziano, Lecce 21 February 2002 Input vs output capacitance (simulation) 100 pF capacitance