Learning Objectives Be able to describe the basic processes of microfabrication Be able to explain the principles of photolithography. Be able to describe.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advanced Manufacturing Choices
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
CHAPTER 9: PHOTOLITHOGRAPHY.
Lithography – Basic Concept
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Surface micromachining
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Lecture 4 Photolithography.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Lithographic Processes
McGill Nanotools Microfabrication Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Introduction to Wafer fabrication Process
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Micro/Nanofabrication
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Etching: Wet and Dry Physical or Chemical.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
CMOS VLSI Fabrication.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Patterning - Photolithography
Lecture 2 State-of-the art of CMOS Technology
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Lecture 4 Fundamentals of Multiscale Fabrication
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Photolithography.
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Learning Objectives Be able to describe the basic processes of microfabrication Be able to explain the principles of photolithography. Be able to describe the basic mechanisms of the additive processes, including relative comparisons among them. Physical Vapor Deposition (evaporation, sputtering) Chemical Vapor Deposition Be able to describe the basic mechanisms of the subtractive processes, including relative comparisons among them. Wet Etching (isotropic, anisotropic) Dry Etching (physical, chemical, physical-chemical) Be able to describe the process of bonding and packaging

Silicon Review In a perfect crystal, each of silicon’s four outer electrons form covalent bonds, resulting in poor electron mobility (i.e. insulating) Doping silicon with impurities alters electron mobility (i.e. semiconducting) Extra electron (“N-type”, with phosphorous, for example) Missing electron (“P-type”, with boron, for example)

Silicon Micromachines The other application is micromachines, also called the microelectricmechanical system (MEMS), which have the potential of making the computer obsolete The micromachines include: Fuel cells DNA chips ……

Microfabrication Silicon crystal structure is regular, well-understood, and to a large extent controllable. It is all about control: the size of a transistor is 1  m, the doping must therefore less than have of that How to control?

Microfabrication Techniques

Microfabrication Process of Si Single crystal growing Wafer slicing Film deposition Oxidation Diffusion Ion implantation EtchingLithography Metallization BondingPackagingTesting

Silicon wafer fabrication

Crystal Growing Silicon occurs naturally in the forms of silicon dioxide and various silicates and hence, must be purified The process of purifying silicon: Heating to produce 95% ~ 98% pure polycrystalline silicon Using Czochralski (CZ) process to grow single crystal silicon 1 rev/s 10  m/s Liquid silicon Illustration of CZ process

Crystal Growing

Czochralski Method

Wafer Slicing This step includes Slice the ingot into slices using a diamond saw Polish the surface, and Sort

Film Deposits This step is used to add a special layer on the surface of the silicon for masking Many types of films are used for insulating / conducting, including polysilicon, silicon nitride, silicon dioxide, tungsten, and titanium. Films may be deposited using various method, including Evaporation Sputtering Chemical Vapor Deposition (CVD)

Film Deposits The process of CVD (a) Continuous, atmospheric-pressure CVD (b) Low-pressure CVC

Clean wafer Deposit barrier layer SiO 2, Si 3 N 4, metal Coat with photoresist Soft bake Align masks Photolithography

Expose pattern Develop photoresist Hard bake Etch windows in barrier layer Remove photoresist

Photolithography Si wafer cleaning procedure Solvent removal Removal of residual organic/ionic contamination Hydrous oxide removal Heavy metal clean

Photolithography Barrier layer formation The most common material:SiO 2 Si 3 N 4, polysilicon, photoresist and metals are used at different points in a process flow Thermal oxidation, CVD, sputtering and vacuum evaporation

Photolithography Photoresist application Surface must be clean and dry for adhesion A liquid adhesion promoter is often applied To make 2.5 to 0.5 µm thick layer, 1000 to 5000 rpm for 30 to 60 sec The actual thickness  viscosity  1/(spinning speed) 0.5

Photolithography Photolithography is a process by which an image is optically transferred from one surface to another, most commonly by the projection of light through a mask onto a photosensitive material. Photoresist is a material that changes molecular structure when exposed to radiation (e.g. ultraviolet light). It typically consists of a polymer resin, a radiation sensitizer, and a carrier solvent.

Photolithography-spin-coating Adding a photoresist layer on the wafer A photomask is typically manifested as a glass plate with a thin metal layer, that is selectively patterned to define opaque and transparent regions.

Photolithography PR exposure and development The photoresist is exposed through the mask with a proper light The photoresist is developed with a developer supplied by the manufacturer A positive resist and a negative resist The positive resist yields better process control in small-geometry structures

Photolithography A positive photoresist is weakened by radiation exposure, so the remaining pattern after being subject to a developer solution looks just like the opaque regions of the mask A negative photoresist is strengthened by radiation exposure, so the remaining pattern after being subject to a developer solution appears as the inverse of the opaque regions of the mask.

Processing Equipments Wafer aligner and exposure tool

Photolithography-exposure Mask alignment Square glass plate with a patterned emulsion or metal film is placed 25 to 125µm over the wafer With manual alignment, the wafer is held on a vacuum chuck and carefully moved into position Computer-controlled alignment equipment achieves high precision alignment Alignment marks are introduced to align each new mask level to one of the previous levels

UV Exposure Light Source High pressure mercury arc lamp  UV Mercury/Xenon lamp  UV Excimer laser (KrF, ArF)  DUV (KrF : 248 nm) Electron beams X-ray Exposed Energy Energy(mJ) = Light intensity(mW) * time(s) Light Spectrum i line : 365 nm g line : 436 nm h line : 405 nm

Various printing techniques Lens Mask SiO 2 Photoresist Wafer Space Lens I Lens II Mask SiO 2 Photoresist (a) (b) (c) (a) Contact printing (b) Proximity printing (c) Projection printing Ultraviolet light source

Photolithography-baking Soft baking (Pre-baking) To improve adhesion & remove solvent from PR 10 to 30min. in an oven at 80 to 90 ºC Manufacturer’s data sheets Hard baking To harden the PR and improve adhesion to the substrate 20 to 30 min. at 120 to 180 ºC Manufacturer’s data sheets

Photolithography-Etching Etching techniques Wet chemical etching Dry etching Plasma, sputter, RIE, CAIBE, ECR Photoresist removal Liquid resist strippers cause the resist to swell and lose adhesion to the substrate Resist ashing: oxidizing(burning) it in an oxygen plasma system

Dry Etching Mechanisms Physical Removal based on impact & momentum transfer Poor material selectivity Good directional control High excitation energy Lower pressure, <100 mTorr Chemical Highest removal rate Good material selectivity Generally isotropic Higher pressure, >100 mTorr Physical/Chemical Good directional control Intermediate pressure, ~100 mTorr

Isotropic Wet Etching Etch occurs in all crystallographic directions at the same rate. Most common formulation is mixture of hydrofluoric, nitric and acetic acids (“HNA”: HF + HNO3 + CH3COOH). Etch rate may be very fast, many microns per minute. Masks are undercut. High aspect ratio difficult because of diffusion limits. Stirring enhances isotropy. Isotropic wet etching is applicable to many materials besides silicon

Anisotropic Wet Etching Etch occurs at different rates depending on exposed crystal Usually in alkaline solutions (KOH, TMAH). Heating typically required for rate control (e.g. > 80 o C). Etch rate typically ~1 µm/min, limited by reactions rather than diffusion. Maintains mask boundaries without undercut. Angles determined by crystal structure (e.g. 54.7º). Possible to get perfect orthogonal shapes outlines using wafers.

Etching – a Comparison ISOTROPIC Wide variety of materials No crystal alignment required May be very fast Sometimes less demand for mask resilience ANISOTROPIC Predictable profile Better depth control No mask undercutting Possibility of close feature arrangement Multiple layers are common

Etching – a Comparison

Bonding and Packaging Wires (  25  m) are bonded to package leads The bond wires are attached using thermocompression, ultrasonic, or thermosonic techniques

Processing Equipments Plasma etcher

Surface treatment Physico-chemical treatment (1)Glass (2)Polymer (3)Ceramic (4)Silicon

Surface treatment on glass Glass = SiO2 On the surface= SiOH Acidic surface (pH 7 = negatively charged)

Deprotonation

Polymer surface PDMS (1)SiOH (2)Silanisation (3)Plasma treatment Goal (1)Surface properties (hydrophobicity-hydrophilicity) (2)Adhesion: bonding

PDMS: polydimethyl siloxane Chemical structure Properties (1)Good optical (2)Elastomer (3)Slightly porous to gas (4)Easy to solvent cast

PDMS bonding Example of PDMS bonding (1)Oxygen plasma (2)Bonding together by contact Works (1)PDMS-PDMS (2) PDMS-glass (SiOH)

Polymer surface after plasma treatment Different kinds of plasma (1)O2 plasma--hydrophilic (2)C2F6, CF3 plasma-hydrophobic

Surface treatment of polymer Example with PET Contact angle measurement

Polymer Casting

PDMS: master replication