Www.clearspeed.comWolfram Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 1 12 October.

Slides:



Advertisements
Similar presentations
Yafeng Yin, Lei Zhou, Hong Man 07/21/2010
Advertisements

Philips Research ICS 252 class, February 3, The Trimedia CPU64 VLIW Media Processor Kees Vissers Philips Research Visiting Industrial Fellow
Parallel computer architecture classification
EEL6686 Guest Lecture February 25, 2014 A Framework to Analyze Processor Architectures for Next-Generation On-Board Space Computing Tyler M. Lovelly Ph.D.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Title of your presentation Jane Doe Hans Müller TexPoint fonts used in EMF. Read the TexPoint manual before you delete this box.: AAAAA.
HPCC Mid-Morning Break High Performance Computing on a GPU cluster Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery.
Department of Computer Science University of the West Indies.
High Performance Computing The GotoBLAS Library. HPC: numerical libraries  Many numerically intensive applications make use of specialty libraries to.
1cs542g-term Notes  Assignment 1 is out (questions?)
Henry Hexmoor1 Chapter 7 Henry Hexmoor Registers and RTL.
Introduction CS 524 – High-Performance Computing.
RISC By Don Nichols. Contents Introduction History Problems with CISC RISC Philosophy Early RISC Modern RISC.
ClearSpeed CSX620 Overview. References ClearSpeed Technical Training Slides for ClearSpeed Accelerator 620, software version 3.0, Slide Sets 1-6, Presentor:
Linear Algebra on GPUs Vasily Volkov. GPU Architecture Features SIMD architecture – Don’t be confused by scalar ISA which is only a program model We use.
How to build your own computer And why it will save you time and money.
Contemporary Languages in Parallel Computing Raymond Hummel.
Cisc Complex Instruction Set Computing By Christopher Wong 1.
Presenter MaxAcademy Lecture Series – V1.0, September 2011 Introduction and Motivation.
HPCC Mid-Morning Break Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery Introduction to the new GPU (GFX) cluster.
COMPUTER CONCEPTS.
NVDA Preetam Jinka Akhil Kolluri Pavan Naik. Background Graphics processing units (GPUs) Chipsets Workstations Personal computers Mobile devices Servers.
Topics Introduction Hardware and Software How Computers Store Data
Computing Hardware Starter.
XP Practical PC, 3e Chapter 16 1 Looking “Under the Hood”
Gary MarsdenSlide 1University of Cape Town Computer Architecture – Introduction Andrew Hutchinson & Gary Marsden (me) ( ) 2005.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
New Technology in High Performance Computing Bae WonSoung Ph.D. TAO Computing inc.
Computer Performance Computer Engineering Department.
Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved th October.
Implementation of Parallel Processing Techniques on Graphical Processing Units Brad Baker, Wayne Haney, Dr. Charles Choi.
An Introduction to 64-bit Computing. Introduction The current trend in the market towards 64-bit computing on desktops has sparked interest in the industry.
3. April 2006Bernd Panzer-Steindel, CERN/IT1 HEPIX 2006 CPU technology session some ‘random walk’
Partner Logo Overcoming Buyer Objections Q
An Introduction to Linux Name: Haixin Wang ID :
Advanced Computer Architecture, CSE 520 Generating FPGA-Accelerated DFT Libraries Chi-Li Yu Nov. 13, 2007.
4 November 2008NGS Innovation Forum '08 11 NGS Clearspeed Resources Clearspeed and other accelerator hardware on the NGS Steven Young Oxford NGS Manager.
PDCS 2007 November 20, 2007 Accelerating the Complex Hessenberg QR Algorithm with the CSX600 Floating-Point Coprocessor Yusaku Yamamoto 1 Takafumi Miyata.
Massive Supercomputing Coping with Heterogeneity of Modern Accelerators Toshio Endo and Satoshi Matsuoka Tokyo Institute of Technology, Japan.
Accelerating the Singular Value Decomposition of Rectangular Matrices with the CSX600 and the Integrable SVD September 7, 2007 PaCT-2007, Pereslavl-Zalessky.
CPU Inside Maria Gabriela Yobal de Anda L#32 9B. CPU Called also the processor Performs the transformation of input into output Executes the instructions.
1 Latest Generations of Multi Core Processors
Investigating Adaptive Compilation using the MIPSpro Compiler Keith D. Cooper Todd Waterman Department of Computer Science Rice University Houston, TX.
Chapter 17 Looking “Under the Hood”. 2Practical PC 5 th Edition Chapter 17 Getting Started In this Chapter, you will learn: − How does a computer work.
CS 3500 L Performance l Code Complete 2 – Chapters 25/26 and Chapter 7 of K&P l Compare today to 44 years ago – The Burroughs B1700 – circa 1974.
Personal Chris Ward CS147 Fall  Recent offerings from NVIDA show that small companies or even individuals can now afford and own Super Computers.
Introduction to MMX, XMM, SSE and SSE2 Technology
Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 29, 2004.
© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
1  1998 Morgan Kaufmann Publishers How to measure, report, and summarize performance (suorituskyky, tehokkuus)? What factors determine the performance.
Toward an Automatically Tuned Dense Symmetric Eigensolver for Shared Memory Machines Yusaku Yamamoto Dept. of Computational Science & Engineering Nagoya.
Performance of BLAS-3 Based Tridiagonalization Algorithms on Modern SMP Machines Yusaku Yamamoto Dept. of Computational Science & Engineering Nagoya University.
 A computer is an electronic device that receives data (input), processes data, stores data, and produces a result (output).  It performs only three.
Parallel Programming & Cluster Computing Linear Algebra Henry Neeman, University of Oklahoma Paul Gray, University of Northern Iowa SC08 Education Program’s.
December 13, G raphical A symmetric P rocessing Prototype Presentation December 13, 2004.
Linear Algebra Libraries: BLAS, LAPACK, ScaLAPACK, PLASMA, MAGMA Shirley Moore CPS5401 Fall 2013 svmoore.pbworks.com November 12, 2012.
An Introduction to the Cg Shading Language Marco Leon Brandeis University Computer Science Department.
Fermi National Accelerator Laboratory & Thomas Jefferson National Accelerator Facility SciDAC LQCD Software The Department of Energy (DOE) Office of Science.
TEMPLATE DESIGN © H. Che 2, E. D’Azevedo 1, M. Sekachev 3, K. Wong 3 1 Oak Ridge National Laboratory, 2 Chinese University.
A next-generation many-core processor with reliability, fault tolerance and adaptive power management features optimized for embedded.
Chapter 17 Looking “Under the Hood”
CS203 – Advanced Computer Architecture
Enabling machine learning in embedded systems
ACCELERATING SPARSE CHOLESKY FACTORIZATION ON GPUs
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Unit One - Computing Fundamentals
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
ClearSpeed CSX620 Overview
Presentation transcript:

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 Accelerating Mathematica®: Vectors for all Simon McIntosh-Smith VP of Applications, ClearSpeed Technology

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Agenda Introduction Accelerators ClearSpeed math acceleration technology Accelerating Mathematica Summary

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 Introduction

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Introduction Mathematica® is being used to solve more and more computationally intensive problems General purpose CPUs keep getting faster, but a new wave of application accelerators are emerging that could give much greater performance –Much as GPUs have done for graphics ClearSpeed has been developing hardware accelerators specifically focused on scientific computing, and which accelerate the low-level math libraries used by Mathematica

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 Accelerators

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Accelerator technologies Visualization and media processing –Good for graphics, video, game physics, speech, … –Graphics Processing Units (GPUs) are well established in the mainstream –But there was a time not too long ago when your PC still did all the graphics in software on the main CPU… –Can be applied to some 32-bit applications, but low accuracy (not IEEE754 floating point), are fairly hard to program, and very power hungry! Embedded content processing –Data mining, encryption, XML, compression –Field Programmable Gate Arrays (FPGAs) are often being used here, mainly to accelerate integer-intensive codes –Poor at floating point, especially 64-bit, and cut corners on precision so don’t get good accuracy –Very hard to program and get good performance

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Accelerator technologies continued Math Accelerators –Mostly floating point, 64-bit performance is crucial, high precision, supporting true IEEE754 floating point (“Video game FLOPS” may be fast and cheap, but you get what you pay for, and what’s the wrong answer really worth?) –Can accelerate numerically-intensive applications in Finance Oil and Gas Economics Electromagnetics Bioinformatics And many, many more –This is what ClearSpeed has developed To accelerate Mathematica, a true Math Accelerator is needed…

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October The other benefit of accelerators – low power Running 1 watt for 1 years costs about $1 Modern CPUs can consume around 100W –$100/year running cost for the CPU alone if used 24/7 Accelerators typically bring significant performance per watt gains –Examples later in this presentation show 1 CPU plus a 25W ClearSpeed board running as fast as a 4 CPU (8 core) machine –This power consumption reduction of around 275W, if applied 24/7, is a $275 energy cost saving –Not to mention how much smaller and quieter the accelerated system can be…

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 ClearSpeed’s Math Acceleration Technology

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October What are ClearSpeed’s products? Math accelerator board, The ClearSpeed Advance ™ –Dual ClearSpeed CSX600 coprocessors –R ∞ ≈ 50 GFLOPS for 64-bit matrix multiply (DGEMM) calls Hardware also supports 32-bit floating point –133 MHz PCI-X 2/3 rds length (8”) form factor –1GByte of memory on the board –Linux drivers today for RedHat and Suse Windows coming in a future release –Low power; around 25 Watts Significantly accelerate the low-level math library used by Mathematica (MKL): –Target functions: Level 3 BLAS, LAPACK, FFTs

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Which MKL functions can ClearSpeed accelerate? L3 BLAS: DGEMM ZGEMM (upcoming release) Under development – DTRSM and others LAPACK functions for: LU (DGETRF) QR (upcoming release) Cholesky (upcoming release) Under development – Eigenvalues, SVD, … For FFTs: Acceleration for large 2D, 3D to be added in the future Better yet are compound FFT-based functions, such as convolution For trig and other functions: Exploring long vectors of sin, cos, exp, log, sqrt et al

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Software development kit (SDK) C compiler with vector extensions (ANSI-C based commercial compiler), assembler, libraries, ddd/gdb- based debugger, newlib-based C-rtl etc. ClearSpeed Advance development boards Available for Linux, Windows

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 Accelerating Mathematica

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Mathematica uses libraries underneath Mathematica BLAS & LAPACK library: Intel’s MKL CPU Software Hardware

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Mathematica using accelerated libraries Mathematica BLAS & LAPACK library: Intel’s MKL CPU Software Hardware ClearSpeed’s CSXL Library ClearSpeed Advance TM board

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Plug-and-Play – No changes to your notebooks Mathematica defaults to using MKL since v5.2 ClearSpeed provides a modified kernel –Uses a modified “math” script that launches the kernel –Sets the library path to pick up CSXL as well as MKL Functions supported in Mathematica today: –Dot[] –Det[] –LUDecomposition[] –LinearSolve[] –Inverse[] If your notebooks spend a high percentage of your total runtime in these functions, and a lot of time in each call to these functions, then you may have a candidate for ClearSpeed acceleration!

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October ClearSpeed has been collaborating with ScienceOps to discover what kinds of problems are accelerated –Also see ScienceOps’ own talk here! Early results show a good breadth of applications being accelerated –Performance improvements –Ability to run larger problem sets Initial results show speedup ranging from 2 – 5X What kind of notebooks could be accelerated?

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example notebooks Benchmarked on a fast server for comparison: –4 processors, each dual core (8 cores total), AMD Opteron 870 (2GHz) with 32GBytes of memory running Linux RHE4-64 Comparisons are between: –Using 2 Opteron cores on their own –Using all 8 Opteron cores on their own, and –Using 2 Opteron cores with a single ClearSpeed Advance accelerator board The notebooks are very new and we believe there is more performance to come from the accelerated versions with a bit more tuning

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example notebook descriptions ANOVA –Analysis of variance, a linear least squares minimisation, fitting a curve to sampled data Microarray –Microarray data analysis, determines coexpression networks – sets of genes that are commonly expressed together under different experimental conditions. Calculates a distance – distance metric ImageDecode –Progressive decoding of images using the Haar wavelet transform Spatial Auto Regression (SAR) –Simple regressions iterating on large, dense matrices

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example – ANOVA ANOVA notebook benefits from 2X speedup with 4,000 predictors Two cores with a ClearSpeed accelerator equivalent in performance to an eight core machine!

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example – Microarray Microarray notebook benefits from nearly a 3X speedup with 4,000 inputs Larger problems may receive even more speedup –Data sets with over 6,000 expression levels exist for yeast

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example – ImageDecode ImageDecode notebook speedup ranges from 2-3X depending on the image size When tuned this speedup should also be achieved for images around 960x960 in size (already around 1.6X)

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Example – Spatial Auto Regression SAR notebook speedup nearly 2X Larger problems should receive even more speedup –Run-times quite substantial too

Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October 2006 Summary

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Summary Accelerators can be used to significantly increase performance and performance per watt across a range of interesting applications in Mathematica You need a real 64-bit math accelerator for Mathematica to deliver the precision you depend upon ClearSpeed can accelerate notebooks making intensive use of Dot[], Det[], LUDecomposition[], LinearSolve[] and Inverse[] –More in the future as the libraries are developed Plug-and-play – no changes to your notebooks How fast can you go?

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October Recent news! ClearSpeed’s accelerators don’t just accelerate your workstation or server, they can be used to build supercomputers too! Announced this Monday: Tokyo Tech have accelerated their Linux supercomputer, TSUBAME, from 38 TFLOPS to 47 TFLOPS with 360 ClearSpeed Advance boards –An increase in performance of 24%, but for just a 1% increase in power consumption Professor Matsuoka standing beside TSUBAME at Tokyo Tech

Technology Conference Copyright © 2006 ClearSpeed Technology plc. All rights reserved. 12 October A special offer at WTC06! If you want to put supercomputer technology in your own machine, ClearSpeed has a special offer at WTC: –37.5% discount available to the first twenty Wolfram Technology Conference attendees purchasing a ClearSpeed Advance accelerator board under the terms of this limited offer –$4,995 plus local sales taxes Talk to a ClearSpeed representative at the conference to find out if your machine is compatible –Launching on x86 for Linux RHE3/4 & SLES9