Nishinaga No. 1 MAPLD2005 Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.

Slides:

Advertisements

Similar presentations

Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.

Advertisements

10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.

Scrubbing Approaches for Kintex-7 FPGAs

Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez.

Radiation Effects on FPGA and Mitigation Strategies Bin Gui Experimental High Energy Physics Group 1Journal Club4/26/2015.

HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.

Complex Upset Mitigation Applied to a Re-Configurable Embedded Processor EEL 6935 Lu Hao Wenqian Wu.

1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.

ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.

B159- MAPLD Burke1 Operation of FPGAs at Extremely Low Temperatures Gary Burke, Scott Cozy, Veronica Lacayo, Alireza Bakhshi, Ryan Stern, Mohammad.

Survey of Reconfigurable Logic Technologies

DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,

Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &

DSD 2007 Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs Andrzej Krasniewski Institute of Telecommunications.

L189/MAPLD2004Carmichael 1 A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs (“Birds-of-a-Feather”) Carl Carmichael 1, Brendan.

Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.

1 Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.

Programmable logic and FPGA

Spring 07, Apr 17, 19 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Soft Errors and Fault-Tolerant Design Vishwani.

הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.

Evaluation Boards. AFX Basic Evaluation Boards Low-Cost ML40X (~ $ 700)

Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.

Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.

Radiation Effects and Mitigation Strategies for modern FPGAs 10 th annual workshop for LHC and Future experiments Los Alamos National Laboratory, USA.

© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.

1 FLIPPER SEU Fault Injection in Xilinx FPGAs Monica Alderighi National Institute for Astrophysics, IASF Milano, Italy Computing.

A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.

Nishinaga No. 1 B199/MAPLD2004 Reconfigurable Communication Equipment on SmartSat-1 Nozomu Nishinaga Makoto Takeuchi Ryutaro Suzuki Smart Satellite Technology.

J. Christiansen, CERN - EP/MIC

ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

P173/MAPLD 2005 Swift1 Upset Susceptibility and Design Mitigation of PowerPC405 Processors Embedded in Virtex II-Pro FPGAs.

MAPLD 2005/202 Pratt1 Improving FPGA Design Robustness with Partial TMR Brian Pratt 1,2 Michael Caffrey, Paul Graham 2 Eric Johnson, Keith Morgan, Michael.

Swankoski MAPLD 2005 / B103 1 Dynamic High-Performance Multi-Mode Architectures for AES Encryption Eric Swankoski Naval Research Lab Vijay Narayanan Penn.

Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)

Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)

MooreC142/MAPLD Single Event Effects (SEE) Test Results on the Virtex-II Digital Clock Manager (DCM) Jason Moore 1, Carl Carmichael 1, Gary Swift.

1 The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage CPLDs Joseph Fabula Jason Moore Austin Lesea Saar Drimer MAPLD2004 This work has benefited.

Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:

Reconfigurable Embedded Processor Peripherals Xilinx Aerospace and Defense Applications Brendan Bridgford Brandon Blodget.

Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,

LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.

Upgrade Radiation Issues Christopher O’Grady For the DCH Electronics Upgrade Group Based on work by Jerry Va’vra.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.

Paper by F.L. Kastensmidt, G. Neuberger, L. Carro, R. Reis Talk by Nick Boyd 1.

Nishinaga No. 1 MAPLD2005/1003-J Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.

H-RORC HLT-Meeting CERN 02/06/05 Torsten Alt KIP Heidelberg.

12004 MAPLD Int’l Conference – Paper 118 Kumar Automated FSM Error Correction for Single Event Upsets Dr. Nand Kumar & Darren Zacher Design Creation and.

FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.

Chandrasekhar 1 MAPLD 2005/204 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan.

P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.

MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.

SEU Mitigation Techniques for Virtex FPGAs in Space Applications

Radiation Tolerance of an Used in a Large Tracking Detector

Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Dynamic High-Performance Multi-Mode Architectures for AES Encryption

Upset Susceptibility and Design Mitigation of

Xilinx Kintex7 SRAM-based FPGA

Rad Hard Products for Satellites and Space

FPGA’s 9/22/08.

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

Nishinaga No. 1 MAPLD2005 Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology Masayoshi Yoneda NEC TOSHIBA Space Systems, Ltd.

Nishinaga No. 2 MAPLD2005 Outline  Motivation  Heavy Ion test results of Virtex II pro  Availability analysis  Conclusion

Nishinaga No. 3 MAPLD2005 Motivation  Very high availability or low non-availability is required for the consumer communications equipment.  typical non-availability value for terrestrial network equipment is 10E-6  If the SEU can be defined as an accidental failure and the failure can be fixed without any loss of the original device function.  the rebooting process also can be defined as a repairing  Does equimpment with S-RAM type FPGAs meet the non-availability criteria?

Nishinaga No. 4 MAPLD2005 Radiation test of Virtex II Pro  Virtex II pro (XC2VP7-5FG456 and XC2VP4)  Test carried out in November 2003 and February 2004 at TIARA in Takasaki, Japan  Heavy Ions (N, Ne, and Kr)  Result compared with that of Virtex II. (Gary Swift, Candice Yui, and Carl Carmichael,” Single-Event Upset Susceptibility Testing of the Xilinx Virtex II FPGA,” MAPLD2002, paper P29)

Nishinaga No. 5 MAPLD2005 Devices Under Testing XC2VP4XC2VP7XC2VP100 Configuration Memory3.01 [Mbit]4.49 [Mbit]34.29 [Mbit] DCM (Digital Clock Manager) 4 [unit] 12 [unit] Block RAM 28 [unit]44 [unit]7992 [kbit] F/F 6016 [unit]9856 [unit] Multiplier 28 [unit]44 [unit] Rocket I/O 4 [Block]8 [Block]

Nishinaga No. 6 MAPLD2005 Radiation test result (1) Block RAM region 1E-11 1E-10 1E-09 1E LET[Mev cm^2/mg] Cross Section [cm^2/bit] XC2VP4 XC2VP7 Virtex-II

Nishinaga No. 7 MAPLD2005 Radiation test result (2) Configuration Memory region

Nishinaga No. 8 MAPLD2005 SEU frequency analysis (CREAM 96) Solar MAXFlare Peak (1 week) Conf. Memory 0.33 times/day163.4 times/day DCM 0.00 times/day 0.11 times/day Block RAM 0.04 times/day21.87 times/day Multiplier 0.00 times/day 0.46 times/day XC2VP4 Solar MAXFlare Peak (1 week) Conf. Memory 0.49 times/day243.8 times/day DCM 0.00 times/day 0.11 times/day Block RAM 0.07 times/day34.4 times/day Multiplier 0.00 times/day 0.72 times/day XC2VP7

Nishinaga No. 9 MAPLD2005 Mean Time Before Failure Analysis  If the SEU can be considered as A Failure, the MTTR is roughly proportional to the size.  System MTBF -> Harmonic Mean of all functional blocks  Assumption 1: All the SEUs can be detected.  Assumption 2: All the gates are used.  Assumption 3: All the SEUs must be repaired as soon as quickly XC2VP4XC2VP7XC2VP100 (Simulated) Solar MAX (Sec.) Flare Peak (1 week) (Sec.) Solar MAX (Sec.) Flare Peak (1 week) (Sec.) Solar MAX (Sec.) Flare Peak (1 week) (Sec.) Conf. Memory 2.64E E E E E E+01 DCM 4.14E E E E E E+05 Block RAM 2.02E E E E E E+02 Multipliers 7.89E E E E E E+04 SYSTEM2.3267E E E E E E+01

Nishinaga No. 10 MAPLD2005 Mean Time To Repair (MTTR)  REBOOT == Repair  The effects of SEU are volatile.  By loading the correct configuration data, the operation mode will go to the normal mode.  Rebooting time -> Repair time  The maximum data rate for loading is fixed : 50M byte/Sec. for XC2VP series.  The larger gate size or configuration size, the longer MTTR becomes necessary. XC2VP4XC2VP7XC2VP100 Configuration data (bit)3,006,5604,485,47234,292,832 MTTR (s) (10Mbyte/s) MTTR (s) (50Mbyte/s)

Nishinaga No. 11 MAPLD2005 Triple Module Redundancy Case 1: One out of Three system failure is acceptable.  Loose regulation  Acceptable when the MTBF is quite large compared with MTTR Case 2: NO failure is acceptable  Tight configuration  The output is always guaranteed.

Nishinaga No. 12 MAPLD2005 Non-Availability Alalysis  MTBF is proportional to the area of the die and MTTR is also proportional. -> Large FPGA has disadvantage.  Large size FPGA does not meet the criteria 10e-6  How to mitigate? – divide small FPGAs  Much larger down load rate will be needed (50 M Byte/S is too slow) Case 2XC2VP4XC2VP7XC2VP100 (Simulated) Solar MAXFlare PeakSolar MAXFlare PeakSolar MAXFlare Peak 10Mbyte/s4.85E E E E E E-02 50Mbyte/s9.69E E E E E E-03 Case 1XC2VP4XC2VP7XC2VP100 (Simulated) Solar MAXFlare PeakSolar MAXFlare PeakSolar MAXFlare Peak 10Mbyte/s7.83E E E E E E-04 50Mbyte/s3.13E E E E E E-05

Nishinaga No. 13 MAPLD2005 Dividing  The Non-Availability depends on the size  A Large size FPGA is split up to several (D) small FPGAs  S c -> Configuration data size [bits]  R -> Configuration rate [bps]

Nishinaga No. 14 MAPLD2005 Interstage VOTER  The availability is varying With or Without the interstage Voter.  The performance with interstage voters is superior to tat without the voters.

Nishinaga No. 15 MAPLD2005 Non-Availability Analysis with dividing Area or gate loss due to the division is not taking into account in this figure. -> next issue

Nishinaga No. 16 MAPLD2005 Conclusion  Non availability analysis for Vertex II pro  Large scaled FPGA do not meet a non availability criteria for communication equipment (10e-6).  Need much faster or wider Interface for configuration to enhance its availability.