Slink TX Slink merger Teststand setup Slink merger firmware and testing Firmware features - DAQ RAMs for saving out input and output data - Possible to.

Slides:

Advertisements

Similar presentations

Copyright © 2000 by RT Lawrence Corporation. La Mirada, California, USA. All Rights Reserved. RTLFiRST Upload File Configuration Full control of configuration.

Advertisements

 Project Overview & System Integration Ted Liu June 11th, 2004 Fermilab, High Rise, Hornet Nest Pulsar Meeting.

12-18 September 2005Gueorgui ANTCHEV 1 A data readout module for the TOTEM experiment Anelli G. 1, Antchev G. 1, 2, Aspell P. 1, Chalmet P. 3, Da Silva.

HOLA and FTK_IM tests in SR1. Duo-HOLA in Pixel & SCT RODs New HOLA works as a drop-in replacement for the original HOLA in both Pixel and SCT RODs It.

Jan-01HERAB-FCS1 Hera-B Fast Control System G. Hochweller G. Delfs P. Gasiorek.

A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.

C++ data types. Structs vs. Classes C++ Classes.

Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar

A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.

Introduction. 2 What Is SmartFlow? SmartFlow is the first application to test QoS and analyze the performance and behavior of the new breed of policy-based.

1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.

1 Pulsar firmware status June 11th, 2004 Slink format Transmitter firmware Transmitter firmware status Receiver firmware overview Receiver firmware status.

Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)

1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.

Free Running Counter & Real Time Control

Burkard Reisert June 11 th, 2004 Fermilab, High Rise, Hornet Nest Pulsar Meeting Ted’s overview talk: Pulsar production/testing success !  all hardware.

1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.

Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.

S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.

ALICE Computing Model The ALICE raw data flow P. VANDE VYVRE – CERN/PH Computing Model WS – 09 Dec CERN.

Introduction Advantages/ disadvantages Code examples Speed Summary Running on the AOD Analysis Platforms 1/11/2007 Andrew Mehta.

Commissioning Experience and Status Burkard Reisert (FNAL) L2 installation readiness review:

Laurent Locatelli LHCb CERN Calo commissioning meeting 16th April 2008 Trigger Validation Board PVSS control status 1.

CMS ECAL Week, July 20021Eric CANO, CERN/EP-CMD FEDkit FED Slink64 readout kit Dominique Gigi, Eric Cano (CERN EP/CMD)

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

For more information on Pulsar board: Burkard Reisert (FNAL) Nov. 7 th, 2003 PULSAR Production Readiness.

Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.

5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

LHCb front-end electronics and its interface to the DAQ.

CM20 Vassil Verguilov DAQ Software Status  DATE Readout  Data Decoding  Data Monitoring  Next steps  Summary.

Project Overview Ted Liu Fermilab Sept. 27 th, 2004 L2 Pulsar upgrade IRR Review

09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.

Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.

SCT Bytestream Hacking Bruce Gallop RAL High mu upgrade - 16 th May 2012.

Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.

9 Oct, 2001 “High speed” FEB-ROD Testing at BNL Kin Yip Short report for our FEB-ROD system at BNL taking data at ~ 100 kHz: Data Integrity Noise Continuity.

Pulsar Status Report Ted Liu Friday Trigger Meeting, May 10th. 02 PULSAR: PULSer And Recorder Pulsar design overview:  from L2 teststand tool to a general.

Noise Can Help: Accurate and Efficient Per-flow Latency Measurement without Packet Probing and Time Stamping Michigan State University SIGMETRICS 14.

Ervin DÉNES Collab Meeting, 23 – Emulating TOTEM Front-End Driver for trackerDAQ sw.

1 CTP offline software status (Offline week,8/4/08) R.Lietava for CTP group.

L2TS and Plan for Integration Cheng-Ju Lin Fermilab Pulsar Meeting 06/11/2004.

L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.

.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.

CMX firmware development Pawel Plucinski Stockholm University Stockholm University CMX firmware status G-Link and GTX serializer Clock manager Memory Conclusions.

Pulsar Hardware Status Burkard Reisert (FNAL) March, 14 th 2003.

SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.

AdaptJ Sookmyung Women’s Univ. PSLAB. 1. 목차 1. Overview 2. Collecting Trace Data using the AdaptJ Agent 2.1 Recording a Trace 3. Analyzing Trace Data.

Artur BarczykRT2003, High Rate Event Building with Gigabit Ethernet Introduction Transport protocols Methods to enhance link utilisation Test.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Integration with ATLAS DAQ Marcin Byszewski 23/11/2011 RD51 Mini week Marcin Byszewski, CERN1.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

Some first observations

High Rate Event Building with Gigabit Ethernet

Initial check-out of Pulsar prototypes

Baby-Mind SiPM Front End Electronics

* Initialization (power-up, run)

Electronics, Trigger and DAQ for SuperB

mmDAQ (Muon Atlas MicroMegas Activity – ATLAS R&D)

“Golden” Local Run: Trigger rate = 28Hz

CRU Weekly Meeting Discussion on Trigger

ITS combined test seen from DAQ and ECS F.Carena, J-C.Marin

اختر أي شخصية واجعلها تطير!

John Harvey CERN EP/LBC July 24, 2001

System Programming by Leland L. Beck Chapter 2

C++ data types.

The Road Warrior: first use of the Pulsar for SVT

Presentation transcript:

Slink TX Slink merger Teststand setup Slink merger firmware and testing Firmware features - DAQ RAMs for saving out input and output data - Possible to disable any one of the Slink inputs - New Slink format (more information on Sakari’s slides) Test software features - Testing parameters are easy and fast to change by using steering file - Disabling of Slink inputs - Constant or variable data size - Random data pattern or ramp pattern - Selectable test pattern update interval (to get higher readout rate) - Creates and loads test patterns to transmitters (according to parameters) - Predicts input and output data, and compares the data to data in DAQ RAMs - Slink merger output can be confirmed by using 2 nd Slink merger to receive it Test results - 50M events 1.1kHz L1A rate Myron mode Variable event size (4-80 words) Two inputs disabled Pattern updated every 10 th event - 500k events OK Disabled inputs one by one - 2M events 1,6kHz L1A rate All inputs enabled -1M events OK Big event size (110 words) Steering file

Slink format Merger header 2 Merger trailer Input 1 header 1 Input 1 trailer Input 2 header 1 Input 2 trailer Input 3 header 1 Input 3 trailer Input 4 header 1 Input 4 trailer Slink input 1 data Slink input 2 data Slink input 3 data Slink input 4 data Format version Data source Region ID Reserved Bunch count Buffer # Data LatencyData size 16 Data sizeError flags 16 - Bunch counter value in the first header - Second header word - Data size in the second header word - Space for latency (not implemented yet) Input 1 header 2 End of fragment Input 2 header 2 Slink merger output End of fragment Input 3 header 2 End of fragment Input 4 header 2 End of fragment 0xE0F00000 Merger header 1

Reces merger header 1 Reces merger trailer Reces 1 header 1 Reces 1 trailer Reces 2 header 1 Reces 2 trailer Reces 3 header 1 Reces 3 trailer Reces 4 header 1 Reces 4 trailer Reces Pulsar 1 data Reces Pulsar 2 data Reces Pulsar 3 data Reces Pulsar 4 data Reces 1 header 2 End of fragment Reces 2 header 2 Reces merger output End of fragment Reces 3 header 2 End of fragment Reces 4 header 2 End of fragment Reces merger Merger header 2 Merger trailer Input 1 header 1 Input 1 trailer Input 2 header 1 Input 2 trailer Input 3 header 1 Input 3 trailer Input 4 header 1 Input 4 trailer Slink input 1 data Slink input 2 data Slink input 3 data Slink input 4 data Input 1 header 2 End of fragment Input 2 header 2 Slink merger output End of fragment Input 3 header 2 End of fragment Input 4 header 2 End of fragment Reces merger header 1 Merger header 1 Reces 1 Reces 2 Reces 3 Reces 4 Reces merger Slink merger