20 July 2006 H. Chanal, R. Cornat, E. Delage, O. Deschamps, J. Laubser, M. Magne, P. Perret LPC Clermont Level 0 Decision Unit PRR.

Slides:



Advertisements
Similar presentations
R. CORNAT - LPC - LECC Colmar - septembre Level 0 trigger decision unit for the LHCb experiment Rémi CORNAT, Régis LEFEVRE, Jacques LECOQ, Pascal.
Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
Status of Readout Board Firmware Guillaume Vouters On behalf of the MiniDAQ developers 11 December 2014 LHCb Upgrade Electronics.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
April CMS Trigger Upgrade Workshop - Paris1 Christian Bohm, Stockholm University for the L1 calorimeter collaboration The ATLAS Trigger Upgrade.
Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Trigger Interface and Distribution J. William Gu Jefferson Lab 1. What is TID 2. TID Structure and functions 3. Possible usage in the system 4. TID related.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
9/25/08J. Lajoie - Muon Trigger Upgrade Review1 Muon Trigger Upgrade LL1 Electronics Iowa State University John Lajoie Cesar Luiz daSilva Todd Kempel Andy.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
Status of NA62 straw electronics Webs Covers Services Readout.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
LHCb front-end electronics and its interface to the DAQ.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
- L0DU - Monitoring issues L0 workshop – LHCb 10 January 2006 Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Magali Magne,
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
Online View and Planning LHCb Trigger Panel Beat Jost Cern / EP.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Integration and commissioning of the Pile-Up VETO.
Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32
L0DU software interface L0 workshop – LHCb 12 May 2005 Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Pascal Perret LPC-Clermont.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.
Errors Detection and Reporting L0DU Hervé Chanal, Olivier Deschamps, Régis Lefèvre, Magali Magne, Pascal Perret LPC Clermont-Ferrand - Université Blaise.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
09/09/2010 TDAQ WG - Louvain 1 LKr L0 trigger status report V. Bonaiuto, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni, F. Scarfi’
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.
GPL Board Pattern Generator for the Level-0 Decision Unit Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Jacques Lecoq,
The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
13 June 2006 R. Bonnefoy, C. Carloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M.-L. Mercier, S. Monteil, P. Perret LPC Clermont PS Front-End Electronics.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
LHCb Week 27/10/04 J.LAUBSER L.P.C/IN2P3 1 Level 0 Decision Unit: Debugging and Monitoring Remi Cornat, Emmanuel Delage, Julien.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
TVB TVB X 14 TRIG40 (tell40 structure) Selection board in barrack
Update on CSC Endcap Muon Port Card
TELL1 A common data acquisition board for LHCb
ALICE Trigger Upgrade CTP and LTU PRR
COVER Full production should arrive today
MicroTCA Common Platform For CMS Working Group
Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France
LHCb PileUp VETO L0 trigger system using large FPGAs (M
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
The LHCb L0 Calorimeter Trigger
TELL1 A common data acquisition board for LHCb
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

20 July 2006 H. Chanal, R. Cornat, E. Delage, O. Deschamps, J. Laubser, M. Magne, P. Perret LPC Clermont Level 0 Decision Unit PRR

Agenda  Introduction  L0DU board design: Julien  GPL board design: Hervé/Magali  L0DU board tests: Olivier  Production and tests

L0DU Functionalities  Aim: Reduce the data flow down to 1 MHz for the next trigger level  The L0DU 40 MHz information from L0 sub-triggers: - L0 Calorimeter selection board - L0 Muon trigger processor - L0 Pile-Up system  I/O are fully synchronous  A total of 24*32 bits at 40 MHz are expected as input of the L0DU  Actually 17*32 are used  A physics algorithm is applied to select events and to deliver the L0DU 40 MHz to the Readout Supervisor

L0DU Outlook  Work on L0DU has started in 1998!  A first prototype (and its test bench) was done in 2002 and successfully tested  96 inputs; parallel RJ45 …

L0DU Outlook  It was decided to switch to optical inputs (TDR time)  This was not trivial !  A new prototype (full scale) has been designed in 2004  Long test phase needed:  We had to learn optical links and their debug  It was necessary to design a dedicated (optical) test bench in July 2005  Huge over costs covered thanks to special funding from

L0DU Overview INPUT data: (24 words 32 bits) Optical links: 16-bit 80 MHz →1.6Gb/s serial data 2x12 fiber ribbons  up to 24 inputs HFBR & TLK2501 TTC CALO MUON Pile-Up DATA processing: 3 FPGA:  1: interface & supervisor  2: treatment spares Patch Panel Single fibers Optical ribbons

L0DU Overview (con’t) OUTPUT data:  RS: MHz Parallel, 3M connector L0DU as a TELL1 mezzanine  HLT: TELL1 Board QTS connectors! L0accept Control data:  From TELL1: CC/PC + JTAG  From external PC:USB + Power distribution

L0accept From Trigger processors To Readout Supervisor 100% on the mezzanine From L0DU PGAs To HLT Data sent through TELL1 From TELL1/CC-PC Or From external PC/USB (independent debugging) L0DU Data Flow MAIN DATA FLOW HLT DATA FLOW CONTROL FLOW

At 40 MHz it receives in parallel: CALO: e, ,  0 L,  0 G,h,E T,N spd Muons: 8 cand.  Vertex: pile-up  MHz : 24 words of 32 bits OUTPUT: RS, HLT (TELL1) L0DU Architecture

PDP:  Time alignment  Data preparation for algorithms : 24 words of 32 bits OUTPUT: RS, HLT (TELL1) L0DU Architecture TDU:  Trigger conditions elaboration  Decision computation

Flexible Architecture Try to implement a flexible architecture for upgrade, change of algorithms The idea: Set of variables Set of logical operators µ 1 µ 2.. e γ π 0 h E T Pile-Up > = x + < & … + Threshold can be duplicated several times Possible to combine them “as we’d like” to elaborate a trigger condition (without reprogramming FPGA)

L0DU Tests  It is mandatory to have a fast an easy L0DU test system and a complete one:  An internal test bench to allow a fast debugging  A dedicated test bench for a full debug based on a Generator Pattern injection for L0DU (GPL) board specially designed for this purpose and permanently available L0DU implementation Readout Supervisor rack Patch Panel ODINODIN GPLGPL L0DUL0DU Ribbon cable Slot reserved: - 2 for L0DU - 2 for GPL - 1 spare reserved