III-V HBT modeling, scaling and parameter extraction using TRADICA and HICUM Yves Zimmermann, Peter Zampardi, Michael Schroeter.

Slides:



Advertisements
Similar presentations
SiGe BiCMOS Device Modeling MURTY, SHERIDAN,AHLGREN, HARAMEHicum Users Group Meeting (BCTM2002) 1 Evaluation of HiCUM for Modeling DC, S-parameter and.
Advertisements

Physical structure of a n-channel device:
Class A Output Stage - Recap
BIPOLAR JUNCTION TRANSISTORS (BJTs)
Announcements Assignment 2 due now Assignment 3 posted, due Thursday Oct 6 th First mid-term Thursday October 27 th.
ECE340 ELECTRONICS I BIPOLAR JUNCTION TRANSISTOR.
Chapter 5 Bipolar Junction Transistors
Spring 2007EE130 Lecture 26, Slide 1 Lecture #26 OUTLINE Modern BJT Structures –Poly-Si emitter –Heterojunction bipolar transistor (HBT) Charge control.
Spring 2007EE130 Lecture 23, Slide 1 Lecture #23 QUIZ #3 Results (undergraduate scores only, N = 39) Mean = 22.1; Median = 22; Std. Dev. = High =
CHANNEL LENGTH AND WIDTH,
EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 14 Lecture 14: Bipolar Junction Transistors Prof. Niknejad.
Dr. Nasim Zafar Electronics 1: EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Chapter 5 BJT Circuits Dr.Debashis De Associate Professor West Bengal University of Technology.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
1 LW 6 Week 6 February 26, 2015 UCONN ECE 4211 F. Jain Review of BJT parameters and Circuit Model HBT BJT Design February 26, 2015 LW5-2 PowerPoint two.
Electronic Devices and Circuit Theory
Modelling & Simulation of Semiconductor Devices
Self-heating investigation of bulk and SOI transistors
Small- and Large-Signal Modeling for Submicron InP/InGaAs DHBT’s
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
1 Heterojunction Bipolar Transistors Heterojunction Bipolar Transistorsfor High-Frequency Operation D.L. Pulfrey Department of Electrical and Computer.
S. FREGONESE 19 juin 2004 HICUM WORKSHOP /25 Scalable bipolar transistor modelling with HICUM L0 S. Frégonèse, D. Berger *, T. Zimmer, C. Maneux,
DMT 121 – ELECTRONIC DEVICES
Chapter 5 Transistor Bias Circuits
Small Signal Model PNP Transistor Section 4.4. BJT in the active region Electrons cross the forward biased BE junction and are swept reverse biased BC.
BJT (cont’d). OUTLINE – Transconductance – Small-signal model – The Early effect – BJT operation in saturation mode Reading: Chapter
STMicroelectronics Determination of the collector resistance R CX of bipolar transistor N. Kauffmann, C. Raya, F. Pourchon, S. Ortolland, D. Celi 5 th.
Device Research Conference, 2005 Zach Griffith and Mark Rodwell Department of Electrical and Computer Engineering University of California, Santa Barbara,
Chapter 5 Transistor Bias Circuits. Objectives  Discuss the concept of dc biasing of a transistor for linear operation  Analyze voltage-divider bias,
High speed (207 GHz f  ), Low Thermal Resistance, High Current Density Metamorphic InP/InGaAs/InP DHBTs grown on a GaAs Substrate Y.M. Kim, M. Dahlstrǒm,
A Self Consistent Joint Extraction of  0 and RCX for HICUM 6th European Hicum Workshop June 05, ATMEL in Heilbronn Zoltan Huszka austriamicrosystems.
1 Concepts of electrons and holes in semiconductors.
Chapter 5 Transistor Bias Circuits
Lecture 24 OUTLINE The Bipolar Junction Transistor Introduction BJT Fundamentals Reading: Pierret 10; Hu 8.1.
University of California, Santa Barbara
L19 March 291 EE5342 – Semiconductor Device Modeling and Characterization Lecture 19 - Spring 2005 Professor Ronald L. Carter
Current Density Limits in InP DHBTs: Collector Current Spreading and Effective Electron Velocity Mattias Dahlström 1 and Mark J.W. Rodwell Department of.
Chapter 3 – Transistor Amplifiers – Part 1 Bipolar Transistor Amplifiers.
Chapter 4 DC Biasing–BJTs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
LARGE-SIGNAL BEHAVIOR OF BJTS Large-signal models in the forward-active region Effects of collector voltage in the forward-active region Ohmic and inverse.
EKT 204 ANALOGUE ELECTRONICS CIRCUITS 1 Power Amplifiers Syllabus Power amplifier classification; class A, class B, class AB and class C, amplifier distortion,
1 Concepts of electrons and holes in semiconductors.
Prepared by: Garima Devpriya ( ) Jamila Kharodawala ( ) Megha Sharma ( ) ELECTRONICS DEVICES AND CIRCUITS G.H.Patel.
Chapter 5 Transistor Bias Circuits. Objectives  Discuss the concept of dc biasing of a transistor for linear operation  Analyze voltage-divider bias,
COURSE NAME: SEMICONDUCTORS Course Code: PHYS 473 Week No. 5.
COURSE NAME: SEMICONDUCTORS Course Code: PHYS 473 Week No. 8.
ITM UNIVERSE,VADODARA ELECTRONIC DEVICES & CIRCUITS TOPIC NAME TRANSISTOR BIASING (DC ANALYSIS) PREPARED BY: NAME: Dilsha Dharmajan Electronics & communication.
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
DC Biasing - BJTs Chapter 4 Boylestad Electronic Devices and Circuit Theory.
Chapter 4 Bipolar junction transistor Ir. Dr. Rosemizi Abd Rahim 1 Ref: Electronic Devices and Circuit Theory, 10/e, Robert L. Boylestad and Louis Nashelsky.
BJT Circuits Chapter 5 Dr.Debashis De Associate Professor
Chapter 4 DC Biasing–BJTs
ANALOGUE ELECTRONICS CIRCUITS 1
EMT 112/4 ANALOGUE ELECTRONICS 1 Power Amplifiers Syllabus
Lecture 4 Bipolar Junction Transistors (BJTs)
Bipolar Junction Transistors (BJT)
Lecture 10 Bipolar Junction Transistor (BJT)
Lecture 25 OUTLINE The Bipolar Junction Transistor Introduction
Open book, open notes, bring a calculator
Review for Final Exam MOSFET and BJT Basis of amplifiers
7.1 Fundamentals of BJT Operation (Qualitative Analysis)
5.4 Reverse-Bias Breakdown
III-V HBT Modeling Issues for Power Amplifier Applications
7.8 Frequency Limitations of Transistors
Chapter 1 – Revision Part 2
Lecture 24 OUTLINE The Bipolar Junction Transistor Introduction
(definition) HBT Heterojunction Bipolar Transistor.
Lecture 25 OUTLINE The Bipolar Junction Transistor Introduction
DC Biasing Circuits.
Presentation transcript:

III-V HBT modeling, scaling and parameter extraction using TRADICA and HICUM Yves Zimmermann, Peter Zampardi, Michael Schroeter

Outline MESA HBTs in TRADICA Parameter extraction Experimental results Future work Summary

Geometry definition in TRADICA - MESA HBT cross section -

Emitter resistance TLM method not suitable different methods for extraction of R E –open collector method (DC) –1/gm method (DC) –calculation from RF-measurements (S-parameter) different emitter sizes needed to get area specific resistance r’ E (including contact and mesa resistance) 1/A E RERE r’ E R E =r’ E /A E +R ACC [r’ E ]=[Ohm um 2 ] R ACC (possible access resistance)

Collector and base-emitter saturation current densities plot log(I) vs. V V BC =0V (Gummel plot) linear fit over linear region gives I S (saturation current) and m (emission coefficient) extract I S and m for transistors with different emitter area average m, calculate J S as current density split J S into an area and a perimeter specific value

Base emitter recombination current density Extract base emitter saturation current first Calculate IBE and subtract it from measured values linear fit over linear region gives I RES (saturation current) and m RE (emission coefficient) extract I RES and m RE for transistors with different emitter area average m RE, calculate J RES as current density Recombination current component

Transit time extraction in HICUM split into two components, τ0 for low-current region, Δτ as high-current correction low current component only depending on V BC, extraction from plot of transit time versus 1/I C in linear region

Gummel characteristics verification (rectangular devices)

Collector current scaling (rectangular devices) Practically no offset, perimeter component very small

Gummel characteristics verification (rectangular devices)

Base emitter current scaling (rectangular devices) Offset indicates perimeter component

Output curves verification (rectangular devices)

Base collector depletion cap. (rectangular devices)

Low current transit time

Importance of accurate measurements THIS IS BAD THIS IS BETTER

Summary General: –HICUM model well suited for modeling DC characteristics –Transit time model in HICUM has to be enhanced (velocity overshoot) –Process variations over wafer seem to be very high Rectangular devices: –Parameters for geometry scaling have been extracted –Modeling of DC characteristics ok –Scaling equations in TRADICA well suited –Model parameter generation with TRADICA possible for low IC applications –Found relatively large bias independent (fringing) BC-capacitance, probably base-metal isolation Ring emitter devices: –CBC does not scale with whole BC area –IC including large perimeter component (ledge working properly???)

Future work Enhancing HICUM transit time equations Implementing ring emitter scaling equations into TRADICA Verification of ring emitter calculations and parameter generation Extraction and verification of high current transit time parameters Library generation for HBT3 rectangular and ring emitter devices Measuring transistors on different DIEs and wafers, and DOEs for estimation of process variations Establishing statistical modeling capability using TRADICA