WCA - 1 Worst Case Analysis of Electronics Using Parameter Design Techniques by Mr. Andrew G. Bell & Mrs. Catherine M. Vincent ITT Industries A/CD Fort.

Slides:



Advertisements
Similar presentations
Prof. Steven D.Eppinger MIT Sloan School of Management.
Advertisements

Running a model's adjoint to obtain derivatives, while more efficient and accurate than other methods, such as the finite difference method, is a computationally.
Algorithm for Fast Statistical Timing Analysis Jakob Salzmann, Frank Sill, Dirk Timmermann SOC 2007, Nov ‘07, Tampere, Finland Institute of Applied Microelectronics.
Chapter 13 Transmission Lines
Chapter 13 Network Design and Management
RF Circuit Design Chris Fuller /7/2012.
Chapter Fourteen: Transmission Lines
1 Distributed Control Algorithms for Service Differentiation in Wireless Packet Networks INFOCOM 2001 Michael Barry, Andrew T. Campbell Andras Veres.
CHAPTER 8 A NNEALING- T YPE A LGORITHMS Organization of chapter in ISSO –Introduction to simulated annealing –Simulated annealing algorithm Basic algorithm.
Worst Case Analysis Using Analog Workbench by Andrew G. Bell ITT Industries.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Training Manual Aug Probabilistic Design: Bringing FEA closer to REALITY! 2.5 Probabilistic Design Exploring randomness and scatter.
Empirical/Asymptotic P-values for Monte Carlo-Based Hypothesis Testing: an Application to Cluster Detection Using the Scan Statistic Allyson Abrams, Martin.
Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling Squillante & Lazowska, IEEE TPDS 4(2), February 1993.
May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.
Channel Allocation for the GPRS Design and Performance Study Huei-Wen Ferng, Ph.D. Assistant Professor Department of Computer Science and Information Engineering.
Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.
Modeling The quadratic integrate and fire follows from a reduced form (1) where F(V) is a voltage dependant function which aims to capture the voltage.
Research Paper Example Exploiting Process Lifetime Distributions for Dynamic Load Balancing Mor Harchol-Balter Allen Downey SIGMETRICS 2006.
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 9 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
Characterization of Optical Devices Using Magnitude and Group Delay Measurement Haiqiao Lin, Undergraduate Student Dr. Christi Madsen, Professor Department.
Analysis of Simulation Input.. Simulation Machine n Simulation can be considered as an Engine with input and output as follows: Simulation Engine Input.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Results The following results are for a specific DUT device called Single Ring Micro Resonator: Figure 6 – PDL against Wavelength Plot Figure 7 – T max.
Testing Intrusion Detection Systems: A Critic for the 1998 and 1999 DARPA Intrusion Detection System Evaluations as Performed by Lincoln Laboratory By.
Measurement and Instrumentation Dr. Tayab Din Memon Assistant Professor Dept of Electronic Engineering, MUET, Jamshoro. ACTIVE FILTERS and its applications.
Chapter 14 Network Design and Management. Introduction Properly designing a computer network is a difficult task. It requires planning and analysis, feasibility.
New Jersey Transit Fatigue Risk Report Assignments for 27 th October December
Techniques for establishing and maintaining constant temperature in ICT systems in order to reduce energy consumption Mihail Radu Cătălin Truşcă, Ş. Albert,
Does Packet Replication Along Multipath Really Help ? Swades DE Chunming QIAO EE Department CSE Department State University of New York at Buffalo Buffalo,
Chapter 5 Engineering Tools for Electrical and Computer Engineers.
Digital Electronics. Introduction to Number Systems & Codes Digital & Analog systems, Numerical representation, Digital number systems, Binary to Decimal.
FCS - AAO - DM COMPE/SE/ISE 492 Senior Project 2 System/Software Test Documentation (STD) System/Software Test Documentation (STD)
Blue: Histogram of normalised deviation from “true” value; Red: Gaussian fit to histogram Presented at ESA Hyperspectral Workshop 2010, March 16-19, Frascati,
by P. Sriploy, M. Uthansakul and R. Wongsan
MIT Objectives Review the format and expectations for the final exam Review material needed to succeed on the final exam Set the material from the course.
Advances in Robust Engineering Design Henry Wynn and Ron Bates Department of Statistics Workshop at Matforsk, Ås, Norway 13 th -14 th May 2004 Design of.
1 A tutorial on the VISIR Open Lab Platform and an invitation to join the VISIR Group How to open a local electronics laboratory for remote access
Voltage Control of Distribution Network Using an Artificial Intelligence Planning Method Jianing Cao 1 Keith Bell 1 Amanda Coles 2 Andrew Coles 2 1. Department.
Introduction to Simulation Modelling Chapter1. Models as convenient worlds  Our lives, as individuals or families or workers in an organization, are.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Brian Macpherson Ph.D, Professor of Statistics, University of Manitoba Tom Bingham Statistician, The Boeing Company.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
GECCO Papers Same research group, different lead authors Same conference Paper 1: Embodied Distributed Evolutionary Algorithm (EDEA) for on-line, on-board.
Impact of Process Variation on Input Referred Current Offset in Current Sense Amplifiers Riya Shergill Meenakshi Sekhar.
V. Rouillard  Introduction to measurement and statistical analysis DIGITAL SAMPLING - DIGITISATION Digital sampling is mainly used in data acquisition.
1 An Overview of Power Quality Problems In Transportation and Isolated Power Systems Paulo F. Ribeiro Calvin College / BWX Technologies, Inc Grand Rapids,
Robust System Design Session #11 MIT Plan for the Session Quiz on Constructing Orthogonal Arrays (10 minutes) Complete some advanced topics on OAs Lecture.
O PTIMAL SERVICE TASK PARTITION AND DISTRIBUTION IN GRID SYSTEM WITH STAR TOPOLOGY G REGORY L EVITIN, Y UAN -S HUN D AI Adviser: Frank, Yeong-Sung Lin.
Week 5 Experiments 8 and 9. Lecture Schedule Next week (9/29/2011) – Topics of lectures are: Design a Voltmeter – You have two weeks to perform this lab.
Lab 4 Experiments 8 and 9. Same Circuit: Experiment 8 and 9.
LECTURE 4: ICAO CHART requirements
Network design Topic 6 Testing and documentation.
Virtual Room Simulator (VRSIM). Outline Introduction to VRSIM - What is CFD - What is VRSIM - VRSIM Application - Problem Analyzed by VRSIM Case Solved.
© 2002 GMU SYST 495 AATMS Team Autonomous Air Traffic Management System (AATMS): The Management and Design of an Affordable Ground-Based Air Traffic Management.
Week 13 Introduction to compiling an energy efficiency audit report and Writing the utility analysis section.
BME 353 – BIOMEDICAL MEASUREMENTS AND INSTRUMENTATION MEASUREMENT PRINCIPLES.
Ensieea Rizwani An energy-efficient management mechanism for large-scale server clusters By: Zhenghua Xue, Dong, Ma, Fan, Mei 1.
Mean Time To Repair
Andrew R Henry. 3M Drug Delivery Systems, Morley Street, Loughborough, Leicestershire. United Kingdom. The correlation chart illustrated the effect changing.
Rick Walker Evaluation of Out-of-Tolerance Risk 1 Evaluation of Out-of-Tolerance Risk in Measuring and Test Equipment Rick Walker Fluke - Hart Scientific.
Opener 1.Determine the mean number of hours spent watching TV each weekend from the results of the randomly selected survey. 2.What is the minimum number.
PTAC Presentation A subsidiary of G/Force, Inc.. Introduction Tri Star Engineering is a service disabled veteran owned small business with a focus on.
Overview Modern chip designs have multiple IP components with different process, voltage, temperature sensitivities Optimizing mix to different customer.
Analysis of the Amplitude and Frequencies of the Voltage Magnification Transients in Distribution Networks due to Capacitor Switching Mohamed Saied Electrical.
Pulse Processing and Shaping
Xiaohua (Edward) Li and Juite Hwu
Melissa Jablonski, John Geaney
Transmission Lines and Waveguides
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
Presentation transcript:

WCA - 1 Worst Case Analysis of Electronics Using Parameter Design Techniques by Mr. Andrew G. Bell & Mrs. Catherine M. Vincent ITT Industries A/CD Fort Wayne, Indiana

WCA - 2 Worst Case Analysis of Electronics Using Parameter Design Techniques © Introduction  ITT Aerospace/Communications (A/CD) has facilities in Fort Wayne, Indiana and Clifton, New Jersey that employees 1,976 people.  This presentation is based on a “Parameter Design Technique” used on a space project power supply worse case analysis within the Fort Wayne headquarters.

WCA - 3 Worst Case Analysis of Electronics Using Parameter Design Techniques © Introduction  ITT A/CD products include the U.S. Army SINCGARS and U.K. BOWMAN tactical communication system, voice data switches, data entry terminals, fiber optics transmission systems, ground to air radios used by the Federal Aviation Administration (FAA), and a family of secure communications terminals: space-based navigation and atmospheric remote sensing payloads—GPS, Alpha, GOES Imager/Sounder, AVHRR and HIRS Instruments.

WCA - 4 Worst Case Analysis of Electronics Using Parameter Design Techniques © Background Classical Worst Case Analysis has been used to demonstrate electronic design “robustness” over the years on numerous space and communication programs at ITT A/CD. The amount of time (computer time and set up time) it takes to complete a WCA can vary greatly based upon the complexity of the design and performance being measured. This variance can be compounded by a simulation failure requiring engineering intervention or the need to execute multi-run simulations. An alternate “Parameter Design Technique” approach which requires fewer simulations has been successfully used at ITT A/CD to demonstrate a similar quality measurement in far less time.

WCA - 5 Worst Case Analysis of Electronics Using Parameter Design Techniques © Objectives Compare the Classical Worst Case Analysis approach to the alternate “Parameter Design Technique” by analysis of the maximum group delay of a 4 pole transitional Butterworth- Thompson lowpass filter. All simulations were performed on an UltraSPARC-II 400MHz Sun UNIX Workstation. © If a circuit’s “robustness” can be demonstrated using a technique that produces similar quality measurement relative to the classical techniques there could be:  from an engineering standpoint - significant time savings.  from a customer standpoint - a cost savings  from a managerial standpoint - similar design risk in less time and money.

WCA - 6 Worst Case Analysis of Electronics Using Parameter Design Techniques © Approach  Using Analog Workbench build a circuit simulation model for a simple 4 pole transitional Butterworth-Thompson lowpass filter.  Using classical worst case analysis techniques, predict the circuit’s worst case group delay performance and measure the simulation time.  Use a “Parameter Design Technique” to predict the circuit’s worst case performance.  Select important noise factors  Select appropriate orthogonal array and run experiments  Evaluate the simulation results using an analysis of means  Determine appropriate confirmation run  Compare “Parameter Design Technique” results to the classical approach.

WCA - 7 Worst Case Analysis of Electronics Using Parameter Design Techniques © Classical Approach Tolerance all components and run an EVA Sensitivity/Worst Case and Monte Carlo Analyzes that measure the variation in group delay Components are assigned Gaussian distributions for variation.

WCA - 8 Worst Case Analysis of Electronics Using Parameter Design Techniques © Alternate Approach “Parameter Design Technique”  Select important noise factors  brainstorm with others on what is important  group terms if possible  Select appropriate orthogonal array In our case, we selected component groupings based upon knowledge of the circuit’s operation. This reduced the number of noise factors down to six. Then we added the load resistance. The L8 Orthogonal Array was selected. It allows for us to test two values for each noise factor. In our example, we selected minimum and maximum values of the factors to be equal to the minimum and maximum values of the components based upon the tolerance of each part.

WCA - 9 Worst Case Analysis of Electronics Using Parameter Design Techniques © Alternate Approach “Parameter Design Technique” Built and ran eight simulation circuits that measured the group delay.

WCA - 10 Worst Case Analysis of Electronics Using Parameter Design Techniques © Results “Parameter Design Technique” The raw data for the eight runs was collected and placed into a table. The results show that the group delay of the filter varied between μsec and μsec. Total simulation time was 8 seconds.

WCA - 11 Worst Case Analysis of Electronics Using Parameter Design Techniques © Analysis - Using the Analysis of Means “Parameter Design Technique” An Analysis of Means (ANOM) is performed on the results to determine which confirmation run might produce the greatest amount of group delay.

WCA - 12 Worst Case Analysis of Electronics Using Parameter Design Techniques © Analysis - Factor Plots “Parameter Design Technique” ABCD EFG In this case, the proposed confirmation run that produces the greatest group delay is when all noise factors are at their maximum.

WCA - 13 Worst Case Analysis of Electronics Using Parameter Design Techniques © Analysis - using Classical Worst Case Analysis EVA Sensitivity/Worst Case result of μsec required 16 seconds of total simulation time. Monte Carlo worst case result of 37.7 μsec required 16 minutes and 40 seconds total simulation time.

WCA - 14 Worst Case Analysis of Electronics Using Parameter Design Techniques © Confirmation With the factors changed for the confirmation run the predicted worst case group delay is about μsec. Total simulation time was 1 second.

WCA - 15 Worst Case Analysis of Electronics Using Parameter Design Techniques © Conclusions In this example, the alternate “Parameter Design Technique” produced a worst case result that was greater than the 1000 run Monte Carlo but less than EVA. This is not to suggest that we abandon the classical approaches because sometimes they will produce results that are more accepted by our customers and may show “true” worst case performance. However, in some cases an alternate approach may be acceptable to the customer and more cost effective. Total simulation times Parameter Design Technique = 9 sec EVA Sensitivity/Worst Case = 16 sec Monte Carlo = 16 min and 40 sec

WCA - 16 Worst Case Analysis of Electronics Using Parameter Design Techniques © Acknowledgements We would like to thank Eric Smith and George Adamczyk for allowing us to write this paper.