Trench Effects in Copper Electroplating Student: Oleg Gurinovich Industry: Novellus Systems Advisor: Dr. Stacy Gleixner John Kelly, Jim Stimmell, Chiu.

Slides:



Advertisements
Similar presentations
Electroplate used to make nanostructures Can the cathode plate be insulator? Electroplate System: Can the cathode plate be coated with some conductive.
Advertisements

Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
Sputtering Eyal Ginsburg WW49/00.
Sputtering Eyal Ginsburg WW46/02.
Modulation of conductive property in VO 2 nano-wires through an air gap-mediated electric field Tsubasa Sasaki (Tanaka-lab) 2013/10/30.
Thermo-compression Bonding
Modeling of the Current Distribution in Aluminum Anodization Rohan Akolkar and Uziel Landau Department of Chemical Engineering, CWRU, Cleveland OH
Introduction. The successful implementation of copper electroplating in the metallization of chip interconnect structures derives from the use the electrolyte.
BEOL Al & Cu.
Claudio Truzzi, Ph.D. Alchimer
Wafer Level Packaging: A Foundry Perspective
Copper Damascene Plating Process Development Engineer
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,
Silicon Carbide Department of Electronics Prof. Dr. Toomas Rang Ehitajate tee Tallinn ESTONIA.
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
SYNTHESIS OF COPPER NANOWIRES WITH NANO- TWIN SUBSTRUCTURES 1 Joon-Bok Lee 2 Dr. Bongyoung I. Yoo 2 Dr. Nosang V. Myung 1 Department of Chemical Engineering,
Low-Temperature Printing of Silver Nanoparticle based Metal Grids for Photovoltaic Device Applications Louis J. Kjerstad University of St. Thomas Mechanical.
1 Dielectrics: - Epitaxial growth. Single crystal. Batch to single wafer. - Silicon Dioxide (Oxide). Alternative to batch furnace. - SACVD Oxides: BPSG.
Electrochemical Aspects of Copper Chemical Mechanical Planarization (CMP) Esta Abelev, D. Starosvetsky and Y. Ein-Eli. Introduction: Copper is used as.
Fatigue Testing: The Effects of Different Surface Treatments on Nitinol Presented by: Lucy Zhu Senior Project: MatE 198B Advisor: Dr. Stacy Gleixner Instructor:
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
Fabrication and Characterization of Ultra-narrow RRAM Cells Byoungil Lee and H.-S. Philip Wong Electrical Engineering, Stanford University.
Status and outlook of the Medipix3 TSV project
Semiconductor Processing (front-end) Stuart Muter /02/2002.
Fabrication of Active Matrix (STEM) Detectors
Introduction to SYSTEM-ON-PACKAGE(SOP) Miniaturization of the Entire System © 2008 CHAPTER 10.
Zn x Cd 1-x S thin films were characterized to obtain high quality films deposited by RF magnetron sputtering system. This is the first time report of.
Analysis of a dip-solder process for self-assembly Madhav Rao (ECE) The University of Alabama Research Professors – Dr. John C Lusth (CS) Dr. Susan L Burkett.
Introduction Chemical mechanical polishing (CMP) is a widely used technique for the planarization of metal and dielectric films to accomplish multilevel.
Comparison of various TSV technology
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Development of Slurries for Polishing SiLK TM -Integrated Wafers Dr. David Merricks IITC 2003 Acknowledgements to Bob Her, David Tysiac, Sheldon Mao, Lynn.
IMA Workshop on Multiscale Models for Surface Evolution and Reacting Flows June 5-9, 2000 Taking on the Multiscale Challenge Even Small-Scale Victories.
Dielectrics • Dielectrics electrically and
Layer-by-Layer Assembly of Gold Nanoparticles into Monolayers Daniel Witter Chemical Engineering U of A.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Variation. 2 Sources of Variation 1.Process (manufacturing) (physical) variations:  Uncertainty in the parameters of fabricated devices and interconnects.
CERN Accelerator School Superconductivity for Accelerators Case study 5 Group: Be Free Vicky Bayliss Mariusz Juchno Masami Iio Felix Elefant Erk Jensen.
Chapter13 :Metallization
Wafer Edge Exclusion Kevin Fisher.
Etching: Wet and Dry Physical or Chemical.
Metallization materials should: physically it must:
Study of heat and chemical treatments effects on the surface of ultra-precision machined discs for CLIC X-band Accelerating Structure Review (24 Nov. 2014)
EECS 235, Spring 2009 “Electrochemical Nanoimprinting with Solid State Super-ionic Stamps” Keng H. Hsu, Peter L. Schultz, Placid M. Ferreira, and Nicholas.
Influence of deposition conditions on the thermal stability of ZnO:Al films grown by rf magnetron sputtering Adviser : Shang-Chou Chang Co-Adviser : Tien-Chai.
U T JOHN G. EKERDT RESEARCH THEMES Using the tools of surface science we seek to develop and understand reaction chemistry and reaction kinetics at the.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Atomic Layer Deposition - ALD
Influence of pulse parameters and cathodic cage size on plasma nitriding DEPARTMENT OF PHYSICS QUAID-I-AZAM UNIVERSITY ISLAMABAD, PAKISTAN Prof.
Date of download: 6/3/2016 Copyright © 2016 SPIE. All rights reserved. (a) The working principle of the tilt-beam CD-SEM. The feature of interest is imaged.
Innovative Nb3Sn Thin Film Approaches and their Potential for Research and Applications Emanuela Barzi, Fermilab ACKNOWLEDGMENT: US/ Japan Collaboration.
Lecture 6 Metallization.
Metallization.
Superconducting Cavities: Development/Production
Sources of Variation and Error in Wafer Fab Processing
High Aspect Ratio Si Etching in STS2
Carbon Nanotube Vias By: Rhesa Nathanael.
EXPERIMENTAL PROCEDURE EXPERIMENTAL PROCEDURE
Presented by Yiin-Kuen(Michael) Fuh 2007/3/19
Higher National Certificate in Engineering
Chapter 27 Problems 1,11,12,15,16,22,32,33,36,49,56.
Presentation transcript:

Trench Effects in Copper Electroplating Student: Oleg Gurinovich Industry: Novellus Systems Advisor: Dr. Stacy Gleixner John Kelly, Jim Stimmell, Chiu Chi Instructor: Dr. Richard Chung TFI: Bill Gadson Mate 198B Spring 2001

Research Objectives & Motivations Study variations in critical dimensions (CDs) of trenches during damascene process (lithography and etching steps) Study how variations in CDs affect electroplating performance by measuring electrical resistance of copper interconnects More companies switch to copper as a material choice for interconnects Strong correlation between to be filled feature size and electroplating bath chemistry

Why Use Copper and Electroplating? Interconnect lines density increase Need for more conductive and reliable material Relatively low cost of the process High speed of deposition High quality of the deposited film for well-optimized process Electroplated copper has good electromigration characteristics

Steps in Damascene Process Lithography Etching Diffusion Barrier Deposition (Ta, TiN, TaN) Seed Layer Deposition (Cu) Electroplating Chemical-mechanical Polishing

Electroplating Scheme CuSO 4 +H 2 O+H 2 SO 4 + additives Cathode (Wafer): Cu 2+ + e - = Cu + Cu + + e - = Cu 0 Anode: 4OH - =O 2 + 2H 2 O + 4e - 2H 2 O=O 2 + 2H + +2e -

Trench Cross Section

Electroplating Bath Additives Brighteners accelerate Cu deposition at sites where present 4,5-dithiaoctane-1,8-disulphonic acid (SCH 2 CH 2 CH 2 SO 3 H) 2 Levelers adsorb at high-charge density sites organic compounds containing nitrogen Suppressing agents create uniform diffusion layer Example: polyethylene glycol, (C 2 H 4 O) n

Trench Fillings Trenches with voids

Experimental Procedure Measure width of 0.25  m trenches after lithography and etch steps to find variance in the trench width introduced by these two processes Measure electrical resistance of copper interconnects to find how actual trench size variations affect electroplated copper characteristics

Trench Width Measurements Equipment used: Top-down SEM, Hitachi-S6780 Precision measurements were performed -random trench was selected -same trench was measured 25 times -SD was found  m

Lithography defects Normal trenches Underdeveloped trenches Overdeveloped trenches

Measurements Map After-lithography measurementsAfter-etch measurements

Measurements Data Width is distributed around mean value of  m No significant trend Trend is observed, central dies on the wafer have wider trenches after etching step

After-etch Measurements Map Four 8-inch wafers were measured

After-etching measurements

Discussions Lithography step doesn’t introduce special cause variation -data distribution does not show significant trend -mean value  m, SD is  m Etching step does have special cause variation -central area of the wafer is etched more than edges -account for this effect during electrical resistance measurements -mean trench width after etching  m, SD is Need to be aware of lithography defects while analyzing resistance data

Conclusions Etch step may affect electrical resistance of copper interconnects Based on the literature research, bath additives concentrations will affect trench fill capability Lithography step do not affect overall trench width distribution Measuring procedure (map) is developed

Future Work Measure electrical resistance of copper interconnects Anneal wafers at different temperatures after electroplating to study effect of annealing on copper grain “re-growth” Study effects of electroplating bath chemistry on copper interconnects electrical characteristics