MetalMUMPs Process Flow

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Gyroscopes based on micromechanical systems, MEMS gyroscopes are miniaturized variant of Coriolis vibratory gyros (CVG). Miniaturization is that a vibrating.
CMOS Fabrication EMT 251.
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Simplified Example of a LOCOS Fabrication Process
CMOS Process at a Glance
Chapter 2 Modern CMOS technology
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Copyright © 2009 Pearson Education, Inc. Dielectrics.

Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
A Primer on CMOS Technology. Objectives: 1.To Introduce about CMOS technology.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Process integration
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process
Device Fabrication Example
RF MEMS devices Prof. Dr. Wajiha Shah. OUTLINE  Use of RF MEMS devices in wireless and satellite communication system. 1. MEMS variable capacitor (tuning.
Digital Integrated Circuits © Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Katedra Experimentálnej Fyziky Bipolar technology - the size of bipolar transistors must be reduced to meet the high-density requirement Figure illustrates.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Surface MEMS 2014 Part 1
Outline Introduction CMOS devices CMOS technology
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
CMOS FABRICATION.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
CMOS Fabrication EMT 251.
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
Layout and fabrication of CMOS circuits
CMOS Process Flow.
Chapter 1 & Chapter 3.
Process Flow for ESS5810 AMSF
MEMS, Fabrication Cody Laudenbach.
The LIGA Process The term LIGA is an acronym for German term in “Lithography (Lithographie), electroforming (Galvanoformung), and molding (Abformung)”.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
Manufacturing Process I
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
Manufacturing Process I
Add nitride Silicon Substrate
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

MetalMUMPs Process Flow Stafford Johnson Advanced Development Engineering Manager

MetalMUMPs Process (1) Electroplated nickel is used as the primary structural material and electrical interconnect layer (2) Doped polysilicon can be used for resistors, additional mechanical structures, and/or cross-over electrical routing. (3) Silicon nitride is used as an electrical isolation layer (4) Deposited oxide (PSG) is used for the sacrificial layers (5) A trench layer in the silicon substrate can be incorporated for additional thermal and electrical isolation

MetalMUMPs Process Oxide 1 Deposited FIGURE 1.2. A 2m thick oxide (Isolation Oxide) is grown on the surface of the starting n-type (100) silicon wafer. This is followed by deposition of a 0.5m thick sacrificial phosphosilicate glass (PSG) layer (Oxide 1).

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Oxide 1 Patterned Mask Level: OXIDE1 FIGURE 1.3 The wafers are coated with UV-sensitive photoresist and lithographically patterned by exposing to UV light through the first level mask (OXIDE1), and then developing it. The photoresist in exposed areas is removed, leaving behind a patterned photoresist mask for etching. Wet chemical etching is used to remove the unwanted sacrificial PSG. After the etch, the photoresist is chemically stripped. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Nitride 1 and Poly Deposited Mask Level: OXIDE1 FIGURE 1.4. A 0.35m layer of silicon nitride (Nitride 1) is deposited, followed immediately by the deposition of a 0.7m layer of polysilicon (Poly). Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Poly Patterned Mask Level: POLY FIGURE 1.5. The wafers are coated with photoresist and the second level (POLY) is lithographically patterned. Reactive ion etching (RIE) is used to remove the unwanted polysilicon. After the etch is completed, the photoresist is removed. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Nitride 2 Deposited FIGURE 1.6. A second 0.35m layer of silicon nitride (Nitride 2) is deposited. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Nitride(s) Patterned Mask Level: NITRHOLE FIGURE 1.7. The wafers are coated with photoresist and the third level (NITRHOLE) is lithographically patterned. RIE etching is performed to remove both Nitride 2 and Nitride 1 from the patterned areas. After the etch is complete, the photoresist is removed. Note: Nitride 1 will remain anywhere NITRHOLE is patterned over Poly. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Oxide 2 Deposited FIGURE 1.8. A second sacrificial layer (Oxide 2), 1.1m of PSG, is deposited and annealed at 1050C for 1 hour. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Oxide 2 Patterned and Anchor Metal Dep Mask Level: METANCH FIGURE 1.9. The wafer is coated with photoresist and the fourth mask level (METANCH) is lithographically patterned. The Oxide 2 is wet etched and a thin metal layer (Anchor Metal) consisting of 10nm Cr + 25nm Pt is deposited. A liftoff process is used to remove the photoresist and leave Anchor Metal only in the bottom of the Oxide 2 openings formed from the METANCH mask level. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Plating Base Dep and Plating Stencil Patterned Mask Level: METAL FIGURE 1.10 The Plating base layer, consisting of 500nm Cu + 50nm Ti is deposited. (Not shown). The wafers are coated with a thick layer of photoresist and patterned with the fifth mask level (METAL). This process forms a patterned stencil for the electroplated Metal layer. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Metal Plated FIGURE 1.11. Nickel is electroplated to a nominal thickness of 20m into the patterned resist stencil. A 0.5m gold layer is then immediately electroplated on top of the nickel layer. This forms the Metal layer. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Plating Stencil Removed FIGURE 1.12. The photoresist stencil is then chemically removed. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Gold Over Plating Stencil Patterned Mask Level: GOLDOVP FIGURE 1.13. The wafers are coated with photoresist and patterned with a “bloated” version of the sixth mask level (GOLDOVP) to remove Plating Base in the regions where Sidewall Metal is desired. The Plating Base is chemically removed from the unpatterned regions, and the photoresist is stripped. The wafers are coated with photoresist and patterned with an “un-bloated” version of the sixth mask level (GOLDOVP) to define a resist stencil in the regions of Metal where electroplated Sidewall Metal is desired. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Gold Over Plating FIGURE 1.14. A 1-3m gold layer (Sidewall Metal) is electroplated using the GOLDOVP photoresist mask as a stencil. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Gold Over Plating Stencil Removed FIGURE 1.15. The GOLDOVP resist stencil is stripped. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Plating Base and Sacrificial Oxides Removed FIGURE 1.16. Plating Base is chemically stripped in the first step of the release process. In the second step of the release process, a 49% HF solution is used to remove the PSG sacrificial layers (Oxide 1 and Oxide 2) and the Isolation Oxide layer over the trench areas. Again, deposit-pattern-etch, strip resist method A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Process Trench Formed – Silicon Etched FIGURE 1.17. In the final step of the release process, a KOH silicon etch is used to form a 25m deep trench in the silicon substrate in the areas defined by the OXIDE1 and NITRHOLE mask levels. A protective coating is applied, wafers are diced, cleane, sorted and shipped to customer. Again, deposit-pattern-etch, strip resist method A Case Study

MetalMUMPs Published Paper Two Movable Plate Nitride Loaded MEMS Variable Capacitor Maher Bakri- Kassem and Raafat R. Mansour University of Waterloo A MEMS variable capacitor having two movable plates loaded with a Nitride layer is proposed. A trench in the silicon substrate underneath the capacitor is used to decrease the parasitic capacitance. The use of an insulation dielectric layer on the bottom plate of the MEMS capacitor increases the capacitor’s tuning range and eliminates sticktion. The tuning range was measured and found to be 280% at 1 GHz. The achievable tuning range far exceeds that of the traditional parallel plate MEMS variable capacitors. The proposed MEMS variable capacitor is built using the MetalMUMPs process.

MetalMUMPs Published Paper Two Movable Plate Nitride Loaded MEMS Variable Capacitor Maher Bakri- Kassem and Raafat R. Mansour University of Waterloo

Poly/Nickel powered gripper Tethering 0% effective as indicated previously by JDSU Same tether as other grippers and parts – placement along bottom only was ineffective

Parts for assembly 100% successful tethering 0% success parts removal with gripper 100% successful tether break with probe and part release No successful assembly yet

Parts for assembly Nitride with poly rib tether was 100% effective Nitride hole

MetalMUMPs Bistable Relay Memscap - A publicly traded MEMS company 4/14/2017 MetalMUMPs Bistable Relay Contacts Disengage actuators Engage actuators A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 Thermal actuator Structural layers can be electrically insulated from thermal heaters Electroplated nickel actuator Polysilicon heater A Case Study

Memscap - A publicly traded MEMS company 4/14/2017 Shuttle Motion A Case Study

What Can You Make in MetalMUMPs? Copper Cross Connect Switch Memscap - A publicly traded MEMS company What Can You Make in MetalMUMPs? Copper Cross Connect Switch 4/14/2017 c Direct heating of structural nickel using modified heatuator. Actuators work in unison to enable latching. A Case Study