Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

CMOS Fabrication EMT 251.
Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417.
Chapter 2 Modern CMOS technology
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
1 Kimberly Manser Process Development for Double-Sided Fabrication of a Photodiode Process Development of a Double-Sided Photodiode (for application.
Chapter 1 RESISTIVITY.
Lecture 7: IC Resistors and Capacitors
Section 4: Diffusion part 2
ECE/ChE 4752: Microelectronics Processing Laboratory
Device Fabrication Example
ECE/ChE 4752: Microelectronics Processing Laboratory
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Monte Carlo simulation of the imaging properties of a scintillator- coated X-ray pixel detector M. Hjelm * B. Norlin H-E. Nilsson C. Fröjdh X. Badel Department.
Dilbert. Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface,
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SILICON DETECTORS PART I Characteristics on semiconductors.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Silicon detector processing and technology: Part II
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
3D-RID The application of micro- machining to radiation imaging detectors.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Operation of PN junctions:
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
REFERENCE [1] : Jin-Woo Han, Beomseok Kim, Nobuhiko P. Kobayashi, Jing Li, and M. Meyyappan, a simple method for the determination of doping type in nanomaterials.
Characterization of CsI:Tl recrystalization after liquid phase deposition Ulrik Lund Olsen, Ph.D. student supervisors: H.F. Poulsen, S. Schmidt SCINT’07,
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
Near Field Scanning Optical Microscopy (NSOM, SNOM, NFOM) Stephanie Pruzinsky Group Meeting, June 6, 2002.
Sabina Ronchin 1, Maurizio Boscardin 1, Nicola Zorzi 1, Gabriele Giacomini 1, Gian-Franco Dalla-Betta 2, Marco Povoli 3, Alberto Quaranta 2 ; Giorgio Ciaghi.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Deep Level Transient Spectroscopy study of 3D silicon Mahfuza Ahmed.
G. PellegriniInstituto de Microelectrónica de Barcelona Status of LGAD RD50 projects at CNM28th RD50 Workshop (Torino) 1 Status of LGAD RD50 projects at.
CMOS Fabrication EMT 251.
Giulio Pellegrini 12th RD50 - Workshop on Radiation hard semiconductor devices for very high luminosity colliders, Ljubljana, Slovenia, 2-4 June 2008 Report.
Solid State Devices EE 3311 SMU
New Mask and vendor for 3D detectors
Basic Planar Processes
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
Etching Processes for Microsystems Fabrication
Manufacturing Process I
Date of download: 10/26/2017 Copyright © ASME. All rights reserved.
Report from CNM activities
Silicon Wafer cm (5’’- 8’’) mm
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Chapter 7: DOPANT DIFFUSION
Manufacturing Process I
Manufacturing Process I
Add nitride Silicon Substrate
Presentation transcript:

Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics and Information Technology KTH, Stockholm

 OUTLINE 1. Introduction 2. Experiment 3. Results 4. Summary X. Badel, KTH, Stockholm

 Introduction 1. Introduction Application: dental X-ray imaging... Requirement: Spatial resolution=10LP/mm; Low X-ray dose... Detector principle: silicon based detector with CsI columns Challenging process: Form pn junctions in pore walls. X. Badel, KTH, Stockholm

 Experiment: Pore formation 2. Experiment DRIE:Electrochemical Etching: - Photolithography -  10s Etching (SF 6 plasma) -  10s Passivation (C 4 F 8 plasma) - Etch rate: 2  m/min - n-type silicon (N d = cm -3 ) X. Badel, KTH, Stockholm - Initial patterned surface: inverted pyramids - Dissolution of n-type silicon (N d = cm -3 ) involving holes and aqueous HF - Etch rate: about 0.5  m/min

 Experiment: Pore formation 2. Experiment Setup and other examples of electrochemical etching: X. Badel, KTH, Stockholm

2. Experiment  Experiment: Doping methods Boron diffusion from a solid source: - diffusion 1 at 1150ºC for 1h45’ : Na = cm -3 ; thickness =6  m. - diffusion 2 at 1050ºC for 1h10’ : Na = cm -3 ; thickness =2  m. LPCVD of boron doped poly-silicon: T=600ºC; P=150 mTorr; t=1h30’; Gases: SiH 4 and B 2 H 6 ; Na = cm -3 ; thickness = 400 nm. X. Badel, KTH, Stockholm

2. Experiment  Experiment: Techniques for analyses X. Badel, KTH, Stockholm SEM: Scanning Electron microscopy SCM: Scanning Capacitance Microscopy 2D imaging of the doping Principle: measure dC/dV (related to the doping) via a probe scanning the surface. SSRM: Scanning Spreading Resistance Microscopy 2D imaging of the doping Principle: measure the current (related to the resistance/doping). SIMS: Secondary Ion Mass Spectrometry Dopant profiling in planar samples and through the wall thickness

 Results: Doping by diffusion 3. Results Diffusion 1: 1150ºC, 1h45’ Profile along A A 5 µm AFM SSRM X. Badel, KTH, Stockholm Thickness at the pore bottoms: 3  m. Thickness on a planar wafer (SIMS): 6  m. Transport of boron down to the pore bottom may be limited.

 Results: Doping by diffusion 3. Results Diffusion 1: SIMS profiles at different positions along the pore depth: X. Badel, KTH, Stockholm - No B in the substrate (profiles c, g). Walls fully doped. - [B] in pores < [B] in a planar wafer (about instead of cm -3 ).

 Results: Doping by diffusion 3. Results Diffusion 2: 1050ºC, 1h10’. SIMS profiles at different positions along the depth: X. Badel, KTH, Stockholm - [B] in pores  [B] in a planar sample; no significant variation along pore depth. - Boron atmosphere in the pores maybe more uniform at 1050ºC than at 1150ºC. - Boron layers on each side of the walls.

 Results: Doping by LPCVD 3. Results On a DRIE matrix: On a EE matrix, close to a defect: - Deposition on the DRIE matrix seems to be conformal. - Deposition is disturbed by defects of the walls. - SIMS measurement on a planar wafer: Na= cm -3 ; thickness=400 nm. X. Badel, KTH, Stockholm

 Results: Doping by LPCVD 3. Results SCM at a pore bottom of a DRIE matrix after deposition: typical signature of a pn junction SCM AFM A Profile along A X. Badel, KTH, Stockholm

 Results: Detector efficiency 3. Results Calculated efficiency for depth=300 µm and wall=4.1 µm : 60%. X. Badel, KTH, Stockholm “Ideal” matrix: Pore spacing = 50 µm; Pores as deep as possible; Trade-off on the wall thickness: CsI(Tl) Si B: poly-Si CsI(Tl) Si B: poly-Si

 Summary 4. Summary X. Badel, KTH, Stockholm 1. Diffusion - Transport of boron into the pores is limited at high temperature (diffusion at 1150°C for 1h45’). - Doping improved in the case of diffusion at lower temperature (1050°C for 1h10’). - p+/n/p+ structure in the walls revealed by SIMS, SEM and SSRM. 2. LPCVD - Homogeneous coverage of the pore walls. - Presence of the pn-junction revealed by SCM. 3. Next - Need of contacts on the p + layers for I-V characterization and final detector. - Expected efficiency of about 60%.