A3016 and MAO test at CAEN Pigi, A. Boaino & CAEN.

Slides:



Advertisements
Similar presentations
SOME OF THE MOST COMMON TESTING MISTAKES MADE BY TECHNICIANS PERFORMING VERIFICATIONS TO CAN/ULC The reason I know some of them is because I have.
Advertisements

André Augustinus 15 March 2003 DCS Workshop Safety Interlocks.
Alarms and interlocks handling in the FSM environment Hypernet 1.The standardization of the FSM state diagram; 2.The FSM error states and their recovering.
HV-LV DCS Workshop – 16/03/2004 G. De Cataldo, A. Franco, A.Tauro - INFN Bari Progress report on the HMPID LV System Cabling and LV sectorsCabling and.
March 16, 2004Alice controls workshop, S.Popescu Low Voltage and High Voltage OPC status and plans.
CricketSat Assembly.
Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.
Il sistema di HV del sottorivelatore DT S. Braibant, P. Giacomelli, M. Giunta, E. Borsato Bologna, 20/01/2007.
Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.
Indian Institute of Technology Hyderabad Laser Door Alarm By By- Sagar Adhikari Ved Prakash.
1 WP 10- High Voltage ’06 March 23 rd HV Trip studies  See previous meetings for the foreseen tests on LBC44  Started late by Clermont people when Clermont.
TOUCH ME NOT TOUCH ACTIVATED SWITCH Sharon Abraham 311.
EE 136 Power Electronics Class Project Power Supply Handbook Chapter 11and 12 Over voltage and Under voltage Protection By Gordon Wong.
Department of Information Engineering357 Operation amplifier The tail, large impedance gives high CMRR Mirror as active load. High gain Follower as buffer.
Giovanni Polese 1 HV cabling multiconductor connettorization (600 ch) : pretest and fixing: 1 month * 2 people connectorization: 2 months * 2 people HV.
8/11/2006 FPIX TB meeting L. Perera 1 Pixel Power Supply Response Measurement Lalith Perera - Univ. of Iowa Carlos Florez, Simon Kwan, Charles Newsom,
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
RC (Resistor-Capacitor) Circuits AP Physics C. RC Circuit – Initial Conditions An RC circuit is one where you have a capacitor and resistor in the same.
RC (Resistor-Capacitor) Circuits
Technical review on UPS power distribution of the LHC Beam Dumping System (LBDS) Anastasia PATSOULI TE-ABT-EC Proposals for LBDS Powering Improvement 1.
RM2C Understanding Connections on the Robot Control Board (RCB).
TE-MPE-EE, 16-Apr CLIQ Power supply design J. Mourao TE-MPE-EE.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
UPS network perturbations in SX2 Vincent Chareyre EN-EL-SN ALICE Technical Coordination Meeting 7 May 2010.
New proposed BU circuit and control logic design University of Washington.
LV and HV status of the RPC system RPC detector and trigger group.
Low Voltage LB status RPC detector and trigger group.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
P. Paolucci - I.N.F.N. di Napoli 1 MTCC meeting May 06 HV & LV status DELIVERED AT BLG /60  67% of the A3009 (LV) 6/40  15% A3512N (HV) 10/10 
André Augustinus 21 June 2004 DCS Workshop Detector DCS overview Status and Progress.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
Adapting Muon Endcap UF/PNPI HV system for GEM V. Barashko, A. Korytov, A. Madorsky, G. Mitselmakher University of Florida/Physics N. Bondar, V. Golovtsov,
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
André Augustinus 9 October 2006 Interlocks update.
Low Voltage Workshop, CMS Electronics Week CERN, 8 June 2010 W. Lustermann, ETH Zurich EB + EE LV systemOPFC MonitoringEB HV systemEE HV system.
K.WyllieElectronics meeting 29/05/061 RICH Power Supplies & Grounding Thanks to Johan Morant Paolo Baesso Xavier Le Gouard.
Inverter power supply symptoms can be typically broken down into the following categories: 1. All Outputs Normal: 2. All Outputs Dead (no output): 3.
Fifth CMS Electronics Week EASY: a new SY1527-based Embedded Assembly SYstem May 7th, 2003 CAEN SpA.
Electronic Report Pigi. HV-LV-ADC status Sometimes “repaired boards” are not working properly and so I would like to propose you to: – Test and qualify.
RPC Trigger Electronics Review Subjects: Link System Low Voltage Link System Upgrade Krzysztof Doroba, University of Warsaw Krzysztof Doroba, RPC TRigger.
P. Paolucci - I.N.F.N. of Napoli 1 RPC workshop, 2 march 07 RPC Power system P. Paolucci, G. Polese and D. Lomidze I.N.F.N. di Napoli.
Chronology - I  Year Jan. 2008: from time to time short circuits failures in chains supplying low voltage to C-W bases (either +6V or -6V, ~5 lines.
TRIGGER DELAY 100µs. G. Gräwer AB/BT/ECLBDS Trigger Delay2 The trigger delay is a back-up system that generates an asynchronous dump trigger for MKD and.
Technology Department 1 ELENA Fast Deflectors status Nicolas Voumard, Jan Schipper TE/ABT/EC TCM 17/11/2015 1/11.
8-May-2010 LV Workshop1 Alignment LV: quick’n dirty HW review Alignment uses CAEN low voltage –No HV –Low power consumption electronics: under kW.
TOF status and LS1 plansTOF status and LS1 plans 27/06/2012.
Piquet report Pascal, Yuri, Valentin, Tengiz, Miriam Calorimeter meeting 16 March 2011.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
André Augustinus 13 June 2005 User Requirements, interlocks, cabling, racks, etc. Some remarks.
FP420 Low and high voltage supply Henning E. Larsen, INFN/Univ. of torino April
Wiener crates; An installation and power supply analysis. Magnus Bjork Be/Co/Fe
LKr status R. Fantechi.
Modifications to the DRS4’s code
Electronics for RPC Upscope
DT Infrastructure: LV, HV, Gas
HV & LV status LV system in W+1 and W+2 is OK
How to avoid catching things on fire.
Pierluigi Paolucci - I.N.F.N. Naples
Pierluigi Paolucci - I.N.F.N. Naples
RPC HV&LV status Introduction HV power supply tender
Principles & Applications Small-Signal Amplifiers
RPC Detector Control System
LINK BOARD PROJECT UPGRADE
HV & LV status LV system in W+1 and W+2 is OK
RPC Detector Control System
LINK BOARD PROJECT UPGRADE
Presentation transcript:

A3016 and MAO test at CAEN Pigi, A. Boaino & CAEN

Test Schema 1.MAO 48 service from BC 2.EASY 3000 – Joint 48 Power & Service 3.Dummy LinkBoard load: R & C 4.Output power from A3016: – 2.5 Volts / 5.0 Amp – 3.5 Volts / 10.0 Amp MAO output current = 5 A – With a A3009 board more = 17 A MAO SY service 3-phase EASY A service 48 power load

What powering OFF the MAO in the proper ways ? Powering OFF the MAO via SY1527 or using the interlock placed on the front

What powering OFF the EASY in a “bad” way ? Powering OFF the EASY 3000 crate removing the power or service connector from the back

What cutting the MAO 3-phase ? Shutting-down the MAO cutting 3-phase oscillation does not depend from the MAO load (from 4 A to 18 A) sometimes 2 oscillations in few msec oscillation disappear separating the 48 power from the 48 service No other ways to reproduce it

What happen cutting MAO 3-phase ? MAO goes OFF in 2 steps: a first from 48 V to 22 V and a second from 22 V to 0 V (slower) A3016 channels are switched OFF in 200 msec after 600 msec from the MAO shut-down (software delay to be sure that was not a voltage oscillation) A3016 switched OFF 48 V 2.5 VStep #1 Step #2

When and why the oscillation is generated cutting the MAO 3-phase ? The oscillation on the A3016 output is generated when the MOA output cross 22 Volts An oscillation has been seen when Vcc goes from 12 V to 6 V and this produce the spike. Vmao = 22 V Vcc = 12 V 6 V

How prevent this spike during a MAO power-cut ? We can prevent the oscillation and spike separating the 48 service and power of the EASY crate as suggested by the CAEN since long time. To do that we need to modifying the cable routing and have a dedicated MAO under UPS to generate the 48 service. A faster solution is the put a “big” capacitor between the 48 power and service in order to give a couple of second more to the service and let the EASY crate switching off in the proper way. A capacitor of 33 mF + a protection diode are ok

Results with C and diode power service 1.5 sec

Results with C and diode 2.5 V 48 V No spikes or oscillations 600 msec

Conclusion on the MAO MAO cannot reboot itself even in case of “bad” shut-down. – Need to clear the status alarm to switch back it. In case of SY1527 reboot the MAO and the LV channels stay OFF until a “clear alarm” CAEN recommends to use 2 different lines for the power and service of the EASY crates.

Conclusion on the A3016 The LV board has been designed as a general purpose board, for ALICE, ATLAS and CMS – The output feedback circuit has not been optimized to supply the link board (one crate has a large input capacitance) Let me remember you that Link Baord does not have any regulator or protection on the power lines to reduce the power dissipation. Oscillations have been detected during the switching ON of the channels and have been partially cured via firmware  we still need to work on that and on the 2 channels sync. An oscillation has been detected, during the last week test at CAEN, on the A3016 channels in case of improper shut- down of the MAO (3-phase cut) – Can this oscillation break the Link Board ? – How can we can solve this problem and all the other possible problems ?

Conclusion on the A3016 Long Term Solutions: 1.Designing a protection on the LB crate LV lines 2.Designing a “special” output feedback circuit of the A3016 for the link board Temporary Solutions: Working on the firmware in order to reduce problem during the switching ON Synchronize the switching ON of the 2 independent channels via firmware (now is via PVSS) Separating the 48 service and power of the EASY – OR Introducing a big capacitor (33 mF) between the service and power line of the EASY: – Solution has been successfully tested at CAEN – It does not have any side effect on the system

Action Items 1.Capacitor test at 904 and eventual installation 2.Definition of the synchronization requirements and ramping-up sequence. – two channels at same time ? How many steps ? How long the sequence ? 3.Official request at CAEN of a new “firmware” to develop and test asap and CMS validation. 4.Design of the LV lines protections