The 3D FDTD Buried Object Detection Forward Model used in this project was developed by Panos Kosmas and Dr. Carey Rappaport of Northeastern University.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
K-means clustering –An unsupervised and iterative clustering algorithm –Clusters N observations into K clusters –Observations assigned to cluster with.
The Improved 3D Matlab_based FDFD Model and Its Application Qiuzhao Dong(NU), Carey Rapapport(NU) (contact: This.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
1 Students: Lin Ilia Khinich Fanny Instructor: Fiksman Evgeny המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
1 Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
Fall Senior Project Presentation Rev :22.00 By: Salem, Ray M. Date: December Title: Micro Mouse Control Systems Topics: Robotics, System.
Data Partitioning for Reconfigurable Architectures with Distributed Block RAM Wenrui Gong Gang Wang Ryan Kastner Department of Electrical and Computer.
Company LOGO Hashing System based on MD5 Algorithm Characterization Students: Eyal Mendel & Aleks Dyskin Instructor: Evgeny Fiksman High Speed Digital.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Design and Characterization of TMD-MPI Ethernet Bridge Kevin Lam Professor Paul Chow.
A Reconfigurable Advanced Tamper Resistant Embedded Processing Platform Jason Fritz, Michael Bonato, David French and Larry Scally
Efficient FPGA Implementation of QR
Sherman Braganza, Miriam Leeser, W.C. Warger II, C.M. Warner, C. A. DiMarzio Goal Accelerate the performance of the.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
FPGA FPGA2  A heterogeneous network of workstations (NOW)  FPGAs are expensive, available on some hosts but not others  NOW provide coarse- grained.
NDA Confidential. Copyright ©2005, Nallatech.1 Implementation of Floating- Point VSIPL Functions on FPGA-Based Reconfigurable Computers Using High- Level.
Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410)
Hyperspectral Imaging is the process by which image data is obtained simultaneously in dozens or hundreds of narrow, adjacent spectral bands. These bands.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
1 EEE 431 Computational Methods in Electrodynamics Lecture 9 By Dr. Rasime Uyguroglu
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs Prasad Subramanian, Brandon Eames, Department of Electrical Engineering,
Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Wang Chen, Dr. Miriam Leeser, Dr. Carey Rappaport Goal Speedup 3D Finite-Difference Time-Domain.
Hardware Accelerator for Combinatorial Optimization Fujian Li Advisor: Dr. Areibi.
Reconfigurable Computing Aspects of the Cray XD1 Sandia National Laboratories / California Craig Ulmer Cray User Group (CUG 2005) May.
Lai-Ching Ma & Raj Mittra Electromagnetic Communication Laboratory
SLAAC SLD Update Steve Crago USC/ISI September 14, 1999 DARPA.
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
FPGA Implementation of RC6 including key schedule Hunar Qadir Fouad Ramia.
GPU Based Sound Simulation and Visualization Torbjorn Loken, Torbjorn Loken, Sergiu M. Dascalu, and Frederick C Harris, Jr. Department of Computer Science.
Acceleration of the Retinal Vascular Tracing Algorithm using FPGAs Direction Filter Design FPGA FIREBIRD BOARD Framegrabber PCI Bus Host Data Packing Design.
November 29, 2011 Final Presentation. Team Members Troy Huguet Computer Engineer Post-Route Testing Parker Jacobs Computer Engineer Post-Route Testing.
Backprojection and Synthetic Aperture Radar Processing on a HHPC Albert Conti, Ben Cordes, Prof. Miriam Leeser, Prof. Eric Miller
Sherman Braganza, Miriam Leeser Goal Accelerate the performance of the minimum L P Norm phase unwrapping algorithm.
1 EEE 431 Computational Methods in Electrodynamics Lecture 7 By Dr. Rasime Uyguroglu
Digital Logic Design Lecture # 15 University of Tehran.
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
Implementing Fast Image Processing Pipelines in a Codesign Environment Accelerate image processing tasks through efficient use of FPGAs. Combine already.
The Image Space Reconstruction Algorithm (ISRA) is an iterative method used to solve the abundance estimation problem in the analysis of hyperspectral.
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
1 An FPGA Implementation of the Two-Dimensional Finite-Difference Time-Domain (FDTD) Algorithm Wang Chen Panos Kosmas Miriam Leeser Carey Rappaport Northeastern.
Philipp Gysel ECE Department University of California, Davis
Backprojection Project Update January 2002
Two-Dimensional Phase Unwrapping On FPGAs And GPUs
Microcontroller Enhancement Design Project
Hardware Implementation of CTIS Reconstruction Algorithms
Parallel Beam Back Projection: Implementation
Dynamo: A Runtime Codesign Environment
Reza Firoozabadi, Eric L. Miller, Carey M. Rappaport and Ann W
Optimizing stencil code for FPGA
Manual Robotics ..
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Interrogation windows High level PIV Architecture
Presentation transcript:

The 3D FDTD Buried Object Detection Forward Model used in this project was developed by Panos Kosmas and Dr. Carey Rappaport of Northeastern University. It is designed for buried object detection using 3D FDTD in different kinds of soil and buried object conditions. The forward model simulates the whole electromagnetic space and wave propagation in the model space. (As figures in the middle of this poster) We simplified model from 3D to 2D, which can be easily expand to 3D later. Quantize the double floating-point precision data to fix-point data. Buried Object Detection Forward Model 64-bit floating-point28-bit fix-point Quantization FPGA Implementation of the 3-D FDTD Algorithm Wang Chen, Dr. Miriam Leeser, Dr. Carey Rappaport Abstract 3D Finite-Difference Time-Domain is a powerful method for modeling the electromagnetic field. The 3D FDTD buried object detection forward model is emerging as a useful application in mine detection and other subsurface sensing areas. However, the computation of this model is complex and time consuming. Implementing this algorithm in hardware will greatly increase its computational speed and widen its usage in many other areas. We present a FPGA implementation to speedup the FDTD algorithm. We transfer the 3D FDTD model and complete boundary conditions to the FPGA. Our FDTD core is suitable for other FDTD applications too. The computational speed on the reconfigurable hardware is greatly increased over the software implementation. Goal Speedup Finite-Difference Time-Domain (FDTD) Algorithm through the use of Field Programmable Gate Arrays (FPGAs). Future Work Adding Different Soil and buried object conditions to the 2D Model. Testing and comparing the speed of 2D FDTD hardware and software design. Expanding the 2D FDTD model to 3D FDTD model. Hardware Implementation Figures above are the hardware structure of the 2D FDTD Free space model. The basic structure has three parallel pipelines. Two pipelines are used to update Electric Field, the other one is used to update Magnetic Field. We have 5 on-board memories and we use all of them. Four memories are used for memory updating and the last one is used to store the source field value. The detailed structure of electric field pipeline module Exs is shown in the figure on the right side. The Quantized Fix-point Simulation FIREBIRD™/PCI Reconfigurable FPGA Computing Engine Firebird is a product of Annapolis Micro Systems, Inc. Firebird is the target for our hardware implementation. The features of the FIREBIRD™/PCI boards are : · Uses Xilinx® VIRTEX™-E FPGAs XCV2000E · Processing clocks up to 150MHz · Five independent memory banks (4 x 64-bit, 1 x 32-bit) · 5.4Gbytes/sec of memory bandwidth · 3Gbytes/sec of I/O bandwidth Reconfigurable Hardware Implementing the FDTD Algorithm in hardware will greatly increase its computational speed and widen its usage in many other areas. Simplified and Quantized the 2D FDTD model as first step. Designed, simulated and synthesized modules for: Electrical field update, Magnetic field update, Memory interface Boundary condition and Full datapath. 2D FDTD Model Hardware Structure Work in Progress Reference Complete the 2D FDTD TE Wave model in hardware. Working on TM Wave model, with different structure shown below. 2D TE Wave Hardware Structure This work was supported in part by CenSSIS, the Center for Subsurface Sensing and Imaging Systems, under the Engineering Research Centers Program of the National Science Foundation (Award Number EEC ). Electric Field Pipeline Module [1] Ryan N. Schneider, Laurence E. Turner, Michal M.Okoniewski, “Application of FPGA Technology to Accelerate the Finite-Difference Time-Domain (FDTD) Method”, FPGA [2] Karl S. Kunz, Raymond J. Luebbers, “The Finite Difference Time Domain Method for Electromagnetics”, CRC Press, 1993." Hardware design 2D TM Wave Hardware Structure