1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.

Slides:



Advertisements
Similar presentations
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Advertisements

EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
C. Fernández Bedoya, A. Navarro, I. Redondo. C. Fernández Bedoya November 29th, Goal: Replace SC crate with simple CuOF electronics and place TSC.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
CPE495 Computer Engineering Design I Emil Jovanov Electrical and Computer Engineering The University of Alabama in Huntsville Introduction to PCB Design.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
PALM-3000 P3K FPDP Carrier Board Review Dean Palmer Building 318, Room 125 November 10, :00 am – 12:00 pm.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Objectives How Microcontroller works
PPIB and ODMB Status Report Rice University April 19, 2013.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago March 9, 2015 Production Readiness Review.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
A.Dinius AB/PO/IEE - BIS Audit 18 th September 2006 Beam Interlock System Hardware Implementation.
1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 12-May-2014.
Statistics 1670 components 5839 solder joints 4 routing layers 6 power planes 1858 vias total trace length 35 m dimensions 220 x mm 3 FPGA’s (1.
9/25/08J. Lajoie - Muon Trigger Upgrade Review1 Muon Trigger Upgrade LL1 Electronics Iowa State University John Lajoie Cesar Luiz daSilva Todd Kempel Andy.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.
1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Development of T3Maps adapter boards
IAPP - FTK workshop – Pisa march, 2013
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Saverio Citraro PhD Student University of Pisa & I.N.F.N. Pisa
E. Hazen - Back-End Report
14-BIT Custom ADC Board Rev. B
AMC13 Status Report AMC13 Update.
TDC Testing Status Edge Detector test for up to 7 hits per channel:
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
HCAL Data Concentrator Production Status
The University of Chicago
Task T - CMS at LHC Global Calorimeter Trigger
Parallel RGB / HDMI Adapter
Changes from TDC Rev.B to TDC-VME64
Presentation transcript:

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review

Mircea Bogdan, November 11, FTK Rear Transition Module 9U VME Rear Transition Module I/Os: -2 x QSFP (8 x 6Gbps) -1 x SFP (1 x 6Gbps) -P3 Connector: - 12 x 2Gbps -16 x 2Gbps -P2 Connector: - VME: Data, Addr, Aux - HOLDs to Input FPGAs (4+8) - HOLDs from Processor FPGAs (4x4) - FREEZE In, Out Prototype Rev. B – 3 pieces finished 7/15/2014

Mircea Bogdan, November 11, FTK Rear Transition Module -VME Block Diagram for a typical VME Slave Module Interface. The Rear Transition Module (RTM) receives power from the crate, but is not part of the VME data transfer bus. Generally, the RTMs can not be accessed via the Crate CPU, and are used only to bring IO to the front processing module.

Mircea Bogdan, November 11, FTK Rear Transition Module -VME Data Communication Structure for the FTK VME Rear Transition Module. The method employs the J2, user-defined, feed-through pins to communicate with the corresponding front module, and extend its local data, address, and control buses to the rear. Method for backplane data communication with the VME Rear Transition Modules developed for the ATLAS FTK Project, Bogdan, M.,;Magalotti, D. ;Piendibene, M. ; Shochet, M. ; Tompkins, L.A.; (NSS/MIC), 2013 IEEE Oct Nov , ISBN:

Mircea Bogdan, November 11, FTK Rear Transition Module - Power Power Requirement Estimated in 2013 for 200MHz clock, and 12V supply: 75W per Module. Power Consumption Measured on prototypes with 48V power supply: -51W at 50MHz clock; -54W at 100MHz clock; -64W at 200MHz clock (firmware not final). Power Supply Voltage Requirements: P0: Vw, Vx, Vy, Vz: +48V (38-55V), and P2: +5V/100mA For production, we will eliminate the need for the +5V supply by adding one LDO to the board. Other Power Supply Options (+5V or +12V) by changing wire jumpers and local fuses.

Mircea Bogdan, November 11, FTK Rear Transition Module - PCB erer Attenuation at 7Gbps [dB/inch] Loss 16” - 2.5Gbps [dB] Loss 4” - 7Gbps [dB] FR N EPSI Rogers 4350B HS lines routed separately, between ground planes, 6mil width, 4 mil gap, 100Ohm, reduced number of vias, ground return vias, first plane cut-out under AC caps, matched length in pair +/- 1ps. -Minimized sensitivity to laminate weave skew variation: Nelco400-13EPSI has reduced sensitivity; Wider traces (6 mils) have reduced sensitivity; Minimize orthogonal trace routing and route in short segments; Future PCBs at an angle of 22.5 degrees to the weave of substrate. All HS lines were tested at for BER = on prototype Rev. B.

Mircea Bogdan, November 11, FTK Rear Transition Module Rev. A to Rev. B Changes Prototype Rev. A (2 pieces finished in 2013): -Missing 1 REF resistors for each FPGAs (fixed with “blue wires”); -One FPGA got damaged (ESD?) and was replaced (got ESD Survey and implemented ESD Control Program for our shop) -Intermittent FPGA configuration issues (fixed in Rev.B by improving JTAG chain integrity); -48V Power Option required because of power needs of other boards in the crate (feature added with “blue wires”). Prototype Rev. B (3 pieces finished in July 2014): -All “blue wire” fixes were included in Rev. B. design, and are working fine; -Intermittent FPGA configuration issues were addressed, and don’t exist any more -In total, about 100 configurations performed on Rev. B boards with no error; -Included new Power Sequencing Circuit (as required by FPGA Data Sheet); -sequence timing was measured on one Rev. B module. The Rev. B modules are working as specified.

Mircea Bogdan, November 11, FTK Rear Transition Module To Do before Production Minor PCB changes required before production: Add one TO220 LDO to eliminate the need for the 5V supply (module will run on 48V alone); Change one trace width on the Top Layer (will improve one 3.3V local supply); Production plans: We will have two 9U VME Crates in an ESD controlled environment; We will have two Front Test Modules and one production AM Board in our test stand. We will require Flying Probe test to be performed by the manufacturer (We had one bad resistor installed on one of the Rev. B modules, and this test will catch errors like that.)

Mircea Bogdan, November 11, FTK Rear Transition Module – Docs Schematics Layout Notes: The Schematics page has links to all schematics; The Layout page has links to the specification drawing, assembly drawings, neutral file, net lengths file, Gerber files, plots of Gerber files, BOM file with manufacturing instructions.