FPGAs for Speed and Flexibility By: Rowland S. Demko Date: Sept’2011.

Slides:



Advertisements
Similar presentations
Flexible I/O in a Rigid World
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
1 of 24 The new way for FPGA & ASIC development © GE-Research.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Xilinx Advanced Products Division Virtex-4 Overview Version 2.1 March 2005.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Overview of VITA57 - FMC Denis Smetana
Configurable System-on-Chip: Xilinx EDK
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Meier208/MAPLD DMA Controller for a Credit-Card Size Satellite Onboard Computer Michael Meier, Tanya Vladimirova*, Tim Plant and Alex da Silva Curiel.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
Highest Performance Programmable DSP Solution September 17, 2015.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
1 WORLD CLASS – through people, technology and dedication High level modem development for Radio Link INF3430/4431 H2013.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
Embedded Sales Meeting New Product Update. What’s New at Acromag 1. PCIe Industry Pack Carrier 2. Update - cPCI IP Carrier 3. New IP Modules 4. PMC based.
GBT Interface Card for a Linux Computer Carson Teale 1.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
PCI (Peripheral Component Interconnect) Andrew P. Michelle S. Caleb D. Jon P.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
Sub-Nyquist Sampling Algorithm Implementation on Flex Rio
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
CORE Generator System V3.1i
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
Presenters: Genady Paikin, Ariel Tsror. Supervisors : Inna Rivkin, Rolf Hilgendorf. High Speed Digital Systems Lab Yearly Project Part A.
FPGAs:: Is Acromag the Best? By: Rowland S. Demko Date: Sept’2011.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
A Brief Introduction to FPGAs
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Programmable Logic Devices
Flexible I/O in a Rigid World
Introduction to Programmable Logic
A Streaming FFT on 3GSPS ADC Data using Core Libraries and DIME-C
Course Agenda DSP Design Flow.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Presentation transcript:

FPGAs for Speed and Flexibility By: Rowland S. Demko Date: Sept’2011

Say What? High Speed I/O Control FPGA I/O Flexibility Processing Power Communications, Enablers, & Logic Putting It All Together Sophisticated Tools You Can’t Do More for Less

High Speed I/O Control CPU with RTOS PCI Bus I/O Module 1 usec FPGA Module with Integrated I/O I/O Lines nanoseconds Approaching 1000x Faster

FPGA I/O Flexibility Small FPGAs with Fixed I/O Configurations Front FPGA I/O Configurations Rear FPGA I/O Configurability Supported on: PMC-LX/SX PMC-VLX/VSX XMC-VLX/VSX Supported on: IP-EP20x PMC XMC I/O Types: LVCMOS, LVTTL, LVDS, eLVDS AXM Mezzanine Modules: Digital: AXM-D0x Analog: AXM-Axx

Processing Power It’s all about Speed 125MHz 500MHz –PMC/XMC 550MHz An then it’s about Simultaneous Parallel Execution –IP-EP20x DCM= None…1 Clock –PMC-LX/SX DCM= 8 –PMC/XMC –VLX/VSX DCM= 12

FPGA I/O Overview FPGA PMC/XMC-Module What have we learned so far… FPGAs are: Faster Than a Speeding? More Powerful than…? Front I/O Connector Rear I/O Connector BUS Inter face FPGA Device FPGA PMC/XMC-Module Front I/O Connector Rear I/O Connector FPGA Device BUS INTFCE I/O Lines I/O Types: LVCMOS, LVTTL, LVDS, eLVDS I/O Types: TTL, LVDS, RS422, RS485, More

Communications, Logic, & Enablers FPGA PMC/XMC-Module Front I/O Connector Rear I/O Connector FPGA Device I/O Types: TTL, LVDS, RS422, RS485, More BUS INTFCE I/O Lines Either: PCI, PCIX, PCIe Communications: - Front & Rear I/O - Bus Interface ENABLERS -Soft Core CPU -Operating System -HLL Coded Logic LOGIC -Traditional VHDL -IP Cores

Putting it all Together FPGA PMC/XMC-Module FPGA Device BUS INTFCE I/O Lines Either: PCI, PCIX, PCIe SDRAM DDR DDR 200MHz FFT Image 500MHz 400MHz Apparatus 1MHz BUS Intfce & SDRAM 100MHz Logic Sequence & FIFO 200MHz Components: -6 DCMs -FFT using DSPs -Logic Sequencer and FIFO Mgmt on Soft Core with C Language Logic

Sophisticated Tools Xilinx ISE Foundation – Development For FPGA Logic Debug and Timing Analysis –Xilinx:: Chipscope –Altera:: SignalTap For Modeling and Process Simulation –SimuLink –MathLab

You Can’t Do More for Less Faster Logic Processing than any Real Time System Soft-Cores enable powerful Customization of Capabilities and Re-Use One Platform with a Multitude of I/O Options Scalability Designed to Work as Independently as necessary Applications: Control, DSP, Communications, RT Simulation…..You Name it

For People Getting Anxious Sell FPGAs