ZEBRA Tom Cobb presented by Nick Rees. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse.

Slides:



Advertisements
Similar presentations
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
Advertisements

Service Board Production Test Rafael Nobrega LHCb Roma1.
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
Booting the TS-7300 boards VHDL and C. Overview After looking at the general approach to booting machines (generally PCs) we will now look at the TS-7300.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
ADC and TDC Implemented Using FPGA
ESODAC Study for a new ESO Detector Array Controller.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
WALTA DAQ. Input 4 BNC Connections for PM signal GPS Connection for Time Signal Serial port for programming.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Data Logger for Water Meter Function Continuously counts pulses from pulse output of the water meter (or other meters with pulse output) and periodically.
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
Setup Guide - Profibus communication AC141x with Step 7 V5.5 English
“A board for LKr trigger interface and proto-L0TP” G.Lamanna (CERN) NA62 Collaboration Meeting in Brussels LKr-WG
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
Figure 9–1 The flip-flop as a storage element.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
4.0 rtos implementation part II
Arduino Josh Villbrandt February 4, Digital Circuits Analog versus digital – What’s the difference? – How to represent an analog signal in a computer?
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Marseille 30 January 2013 David Calvo IFIC (CSIC – Universidad de Valencia) CLB: Current status and development on CLBv2 in Valencia.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
TURBO: VFAT CTRL/READOUT BOARD INVOLVED PEOPLE TOTEM(Pisa/Siena group and students), GDD-RD51(Matteo, Gabriele), CMS GEM upgrade group (Andrey, Stefano,
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Understanding Data Acquisition System for N- XYTER.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
IntroductionFeaturesInputs/OutputsDimensionsModelsSoftwareCommunicationsControl Options View our website… © Copyright 2008
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
W.Skulski APS April/2003 Eight-Channel Digital Pulse Processor And Universal Trigger Module. Wojtek Skulski, Frank Wolfs University of Rochester.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
ZEBRA Tom Cobb. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse family) united by their.
NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
“TALK board status” R.Fantechi, G.Lamanna & D.Gigi (CERN)
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
A versatile FPGA based photon counter and correlator sudersan dhep meet’16.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Work on Muon System TDR - in progress Word -> Latex ?
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Front-end electronic system for large area photomultipliers readout
Status of Fast Controller EPICS Supports for ITER Project
AQT90 FLEX Service Training
Trigger system Marián Krivda (University of Birmingham)
NA61 - Single Computer DAQ !
The QUIET ADC Implementation
FPGA’s 9/22/08.
ASD-TDC joint test with MDT-CSM
Presentation transcript:

ZEBRA Tom Cobb presented by Nick Rees

What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse family) united by their distinctive black and white stripes./ˈzɛbrə/ZEB-rə/ˈziːbrə/ZEE-brə[1]

What is ZEBRA? A digital signal level converter and position compare box 1U metal box with front panel BNCs and Lemos and rear panel encoder inputs

What does ZEBRA do? Takes front panel single channel inputs – TTL, LVDS, PECL, NIM, Open Collector And rear panel encoder signals – A+B RS422 Quadrature decoder, Z, connected Pass the signals through some FPGA logic – Logic gates, position compare circuitry Ouput front and rear panel signals – Same format as inputs, rewirable at run time

FPGA Design Communications (8-bit soft Micro Controller) Logic Control Position Compare SRAM Ctrl UART Ctrl Spartan-6 FPGA RS Mbit SPI Flash 2MBx8 SRAM 12 x LVTTL Inputs 12 x LVTTL outputs 4 Ch x RS422 outputs 4 Ch x RS422 Inputs 256x16 Config BRAM ctrl arm/gate/ pulse ctrl rs422 signals

How do you configure ZEBRA? baud RS232 link to EPICS Parameters set/get via EPICS Logic blocks rewired via the system bus Data download of position/time information Save to internal flash

The System Bus

AND/OR Blocks

GATE Blocks

DIV Blocks

PULSE Blocks

QUAD Block and Encoders

PC Setup

PC Plot

What doesn’t ZEBRA do? Analogue Signals < 20ns Low latency data transfer High bandwidth data transfer Sequencing

When can I have one? Available from Quantum Detectors ucts/zebra ucts/zebra Should be in stock by Christmas

Ideas for Zebra2 Ethernet interface TCP not UDP, so... Zinq, rather than Spartan6 IOC on board(?) Additional encoder capture/trigger signals: Analogue input Serial encoder input Event reciever (?) Better support for counters Differences? More gates