Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.

Slides:



Advertisements
Similar presentations
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
An Array-Based Algorithm for Simultaneous Multidimensional Aggregates By Yihong Zhao, Prasad M. Desphande and Jeffrey F. Naughton Presented by Kia Hall.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of.
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
1 Closed-Loop Modeling of Power and Temperature Profiles of FPGAs Kanupriya Gulati Sunil P. Khatri Peng Li Department of ECE, Texas A&M University, College.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Design of Variable Input Delay Gates for Low Dynamic Power Circuits
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. Sait Habib Youssef Junaid A. KhanAimane El-Maleh Department of Computer.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. SaitHabib Youssef Junaid A. KhanAimane El-Maleh Department of Computer Engineering.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
Interconnect Optimizations
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools.
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
Fuzzy Evolutionary Algorithm for VLSI Placement Sadiq M. SaitHabib YoussefJunaid A. Khan Department of Computer Engineering King Fahd University of Petroleum.
Ryan Kastner ASIC/SOC, September Coupling Aware Routing Ryan Kastner, Elaheh Bozorgzadeh and Majid Sarrafzadeh Department of Electrical and Computer.
ELEN 468 Lecture 271 ELEN 468 Advanced Logic Design Lecture 27 Interconnect Timing Optimization II.
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
1 Enhancing Performance of Iterative Heuristics for VLSI Netlist Partitioning Dr. Sadiq M. Sait Dr. Aiman El-Maleh Mr. Raslan Al Abaji. Computer Engineering.
1 A Method for Fast Delay/Area Estimation EE219b Semester Project Mike Sheets May 16, 2000.
Combining High Level Synthesis and Floorplan Together EDA Lab, Tsinghua University Jinian Bian.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS I. Bucur, N. Cupcea, C. Stefanescu, A. Surpateanu Computer Science and Engineering Department, University.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse.
UC San Diego / VLSI CAD Laboratory Toward Quantifying the IC Design Value of Interconnect Technology Improvement Tuck-Boon Chan, Andrew B. Kahng, Jiajia.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.
Chapter 9 Network Theorems.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
1 ECE 556 Design Automation of Digital Systems By Prof. Charlie Chung-Ping Chen ECE Department UW-Madison.
1 EECS 219B Spring 2001 Timing Optimization Andreas Kuehlmann.
Optimal digital circuit design Mohammad Sharifkhani.
Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.
"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,
On the Assumption of Normality in Statistical Static Timing Analysis Halim Damerdji, Ali Dasdan, Santanu Kolay February 28, 2005 PrimeTime Synopsys, Inc.
Technology Mapping. 2 Technology mapping is the phase of logic synthesis when gates are selected from a technology library to implement the circuit. Technology.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Level Logic Synthesis.
Lecture 3: Bridge Circuits
Logic synthesis flow Technology independent mapping –Two level or multilevel optimization to optimize a coarse metric related to area/delay Technology.
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Timing Optimization.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
VADA Lab.SungKyunKwan Univ. 1 L5:Lower Power Architecture Design 성균관대학교 조 준 동 교수
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
1 Timing Closure and the constant delay paradigm Problem: (timing closure problem) It has been difficult to get a circuit that meets delay requirements.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.
6/19/ VLSI Physical Design Automation Prof. David Pan Office: ACES Placement (3)
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Timing Analysis 11/21/2018.
Standard-Cell Mapping Revisited
SAT-Based Optimization with Don’t-Cares Revisited
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University of Kaiserslautern 2 Magma Design Automation Cupertino, CA, USA contact:

2 Overview Conventional Delay Models detailed vs. abstract delay models timing driven placement and the critical path problem Constant Delay Model introduction placement under the constant delay model fast and exact area computation Experimental Results

3 Delay of a CMOS Gate non-linear depends on many variables load capacitance input slew rate temperature supply voltage interconnect resistance crosstalk inductance? detailed tabular models can be used for timing analysis to irregular to guide the synthesis process load capacitance gate delay

4 Unit Delay Model assumes all gates have the same delay independant of load, etc. performes astonishingly well not accurate enough in the deep sub micron age load capacitance unit delay model gate delay

5 Linear Delay Model linear delay/load dependancy relatively accurate fit widely used for timing driven tool flows linear slew effects are commonly added to improve the model load capacitance linear delay model gate delay

6 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires t critical

7 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires t critical

8 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires t critical

9 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires t critical

10 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires t critical

11 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially t critical  

12 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially t critical  

13 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially t critical  

14 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially t critical  

15 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially but what about the critical path? ? t critical  

16 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially but what about the critical path? ? t critical  

17 Placement with Linear Delay Model arrange gates of fixed area to minimize the circuit delay moving a gate modifies the length (and capacitance) of adjacent wires delay of the gate and predecessors changes trivially but what about the critical path? ? t critical  

18 ? t critical Placement with Linear Delay Model linear time needed to update circuit delay after cell move prohibitively slow common workarounds: optimisation of secondary criteria (e.g. wire length) heuristical net weights based on „ criticality “ of the net weights become stale after multiple moves increasingly inaccurate information about circuit delay t critical

19 Constant Delay Model the models presented so far modeled the delay of a given gate implementation of constant size Constant Delay Model models the gate size required to meet a given constant gate delay requires a cell library that provides many cell sizes for each logic function it implements, or a cell that allows to size cells continously

20 Constant Delay Model the delay of a gate is assumed to be constant load capacitance modeled delay

21 Constant Delay Model the delay of a gate is assumed to be constant for any load capacitance a certain gate size is required to achieve this delay load capacitance modeled area modeled delay

22 Constant Delay Model the delay of a gate is assumed to be constant for any load capacitance a certain gate size is required to achieve this delay this gate size ideally depends linearly on the load capacitance load capacitance modeled area modeled delay CC AA

23 Constant Delay Model the delay of a gate is assumed to be constant for any load capacitance a certain gate size is required to achieve this delay this gate size ideally depends linearly on the load capacitance if there is only a fixed set of gate sizes the actual area will deviate from the model load capacitance actual area modeled area modeled delay

24 Constant Delay Model the delay of a gate is assumed to be constant for any load capacitance a certain gate size is required to achieve this delay this gate size ideally depends linearly on the load capacitance if there is only a fixed set of gate sizes the actual area will deviate from the model this causes the actual delay to deviate from the model load capacitance actual area modeled area actual delay modeled delay

25 Constant Delay Model the delay of a gate is assumed to be constant for any load capacitance a certain gate size is required to achieve this delay this gate size ideally depends linearly on the load capacitance if there is only a fixed set of gate sizes the actual area will deviate from the model this causes the actual delay to deviate from the model fortunately, this effect is alleviated by load effects on the preceeding gates actual area modeled area actual delay including preceeding stage modeled delay

26 Constant Delay Model: Placement find a placement minimising the circuit area for a given circuit delay note: ideally all cells remain critical during the placement process avoids critical path problem we propose a new approach based on net weights that measure exactly how a local change of the wire capacitance effects the overall circuit area can be computed efficiently in advance remain valid throughout the placement process

27 i Constant Delay Model: Circuit Area gate area A i increases linearly with the load capacitance C i seen at gate i. i

28 Constant Delay Model: Circuit Area the input capacitance C ij of any input j of gate i increases linearly with the load capacitance i j

29 Constant Delay Model: Circuit Area this in turn increases the area A j of the predecessor gate linearly i j j

30 Constant Delay Model: Circuit Area this in turn increases the area A j of the predecessor gate linearly as a result a capacitance change at a node causes a linear increase in area on all predecessor gates i j j

31 i j Constant Delay Model: Circuit Area the total circuit area A is the sum of all gate areas A i changes linearly with C i i j

32 Constant Delay Model: Circuit Area the total circuit area A is the sum of all gate areas A i changes linearly with C i global area sensitivity i j i j

33 Area Sensitivities and Placement area of the circuit and the individual gates may change during the placement process, but the area sensitivity never does. area sensitivities allow to accurately compute the effect of a cell move on circuit area for a gate move placer can directly optimise circuit area without heuristic weights we only know the size of the overall circuit but not the sizes of the individual gates or partitions. This can introduce small inaccuracies in the wire length calculation.

34 Area Sensitivities area sensitivities for all gates can be computed in advance: linear sweep for combinational circuits inversion of a sparse matrix for sequential circuits

35 Area Sensitivities area sensitivities for all gates can be computed in advance: linear sweep for combinational circuits inversion of a sparse matrix for sequential circuits details are shown in the paper

36 Experiments existing timing driven toolflow was modified to support the constant delay model original flow used for comparison both flows use FM-based recursive bipartitioning half perimeter wire length estimate technology mapping for hypothetical cell generator for arbitrary series- parallel CMOS cells designer choses target delay from area/delay tradeoff curve

37

38 Experimental Results

39 Conclusion we exploit properties of the constant delay model to simplify and improve the placement process the exact area costs of a cell move can be calculated based on area sensitivities 15% area improvement compared to conventional approach computationally efficient