Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
MICROWAVE FET Microwave FET : operates in the microwave frequencies
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
1 LINLITHGOW ACADEMY PHYSICS DEPARTMENT MOSFETs 2 MOSFETS: CONTENT STATEMENTS Describe the structure of an n-channel enhancement MOSFET using the terms:
Chapter 6 The Field Effect Transistor
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
EE 434 Lecture 12 Devices in Semiconductor Processes Diodes Capacitors MOS Transistors.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Lecture 11: MOS Transistor
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 17 Today we will discuss
Lecture #16 OUTLINE Diode analysis and applications continued
(N-Channel Metal Oxide Semiconductor)
Outline Introduction – “Is there a limit?”
The metal-oxide field-effect transistor (MOSFET)
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Lecture 2: CMOS Transistor Theory
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
ELEC 121 ELEC 121 Author unknown whsmsepiphany4.googlepages.com
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
MOSFET As switches. Regions of Operation In analogue electronics, the MOSFETs are designed to operation in the pinch-off or saturation region. ▫They are.
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Chapter 28 Basic Transistor Theory. 2 Transistor Construction Bipolar Junction Transistor (BJT) –3 layers of doped semiconductor –2 p-n junctions –Layers.
Lecture 3: CMOS Transistor Theory
EEE1012 Introduction to Electrical & Electronics Engineering Chapter 7: Field Effect Transistor by Muhazam Mustapha, October 2010.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Field Effect Transistor (FET)
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Ch 10 MOSFETs and MOS Digital Circuits
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Chapter 4 Field-Effect Transistors
DMT121 – ELECTRONIC DEVICES
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
NOTES 27 March 2013 Chapter 10 MOSFETS CONTINUED.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Field effect transistors.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
Introduction to MOS Transistors Section Selected Figures in Chapter 15.
CMOS VLSI Design CMOS Transistor Theory
1 Other Transistor Topologies 30 March and 1 April 2015 The two gate terminals are tied together to form single gate connection; the source terminal is.
MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.
Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
ECE 333 Linear Electronics
Government Engineering College Bharuch Metal Oxide Semiconductor Field Effect Transistors{MOSFET} Prepared by- RAHISH PATEL PIYUSH KUMAR SINGH
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Presentation transcript:

Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood

Structure: n-channel MOSFET (NMOS) p n+ metal L W source S gate G drain D body B oxide I G =0 I D =I S ISIS

Circuit Symbol (NMOS) G D S B (I B =0, should be reverse biased) I D = I S ISIS I G = 0

V GS = 0 n + pn + structure  I D = 0 p n+ metal L W source S gate G drain D body B oxide + - V D >V s

0 < V GS < V t n + -depletion-n + structure  I D = 0 p n+ metal L W source S gate G drain D body B oxide V D >V s

V GS > V t n + -n-n + structure  I D > 0 p n+ metal L W source S gate G drain D body B oxide V D >V s

Summary V t is the threshold voltage If V GS < V t, then there is insufficient positive charge on the gate to invert the p-type region –This is called “cut-off” If V GS > V t, then there is sufficient charge on the gate to attract electrons and invert the p-type region, creating an n-channel between the source and drain –The MOSFET is now “on” –2 modes of operation: triode and saturation

Triode Region A voltage-controlled V DS G p n+ metal SD B oxide V GS1 >V t p n+ metal SD B oxide V GS2 >V GS1 p n+ metal SD B oxide V GS3 >V GS2 +++ IDID V DS 0.1 v increasing V GS Increasing V GS puts more charge in the channel, allowing more drain current to flow cut-off

Saturation Region occurs at large V DS p n+ metal source S gate G drain D body B oxide V D >>V s As the drain voltage increases, the difference in voltage between the drain and the gate becomes smaller. At some point, the difference is too small to maintain the channel near the drain  pinch-off

Saturation Region occurs at large V DS p n+ metal source S gate G drain D body B oxide V D >>V s The saturation region is when the MOSFET experiences pinch-off. Pinch-off occurs when V G - V D is less than V t.

Saturation Region occurs at large V DS p n+ metal source S gate G drain D body B oxide V D >>V s V G - V D < V t … V GS - V DS < V t … V DS > V GS - V t

Saturation Region once pinch-off occurs, there is no further increase in drain current IDID V DS 0.1 v increasing V GS triode saturation V DS >V GS -V t V DS <V GS -V t

Simplified MOSFET I-V Equations Cut-off: v GS < V t i D = i S = 0 Triode: v GS >V t and v DS < v GS -V t i D = k n ’ (W/L)[(v GS -V t )v DS - 1 / 2 v DS 2 ] Saturation: v GS >V t and v DS > v GS -V t i D = 1 / 2 k n ’(W/L)(v GS -V t ) 2 where k n ’ = (electron mobility)x(gate capacitance) =  n (  ox /t ox ) … electron velocity =  n E and V t depends on the doping concentration and gate material used

Electrostatic Discharge (ESD) The gate oxide is very thin –t ox < 10 nm (10x10 -9 m) It is very easy for static electricity to destroy this very thin insulating layer Must practice precautions, such as wrist straps and static free work areas

Parasitic Capacitance Notice that the entire gate structure looks exactly like a capacitor (metal-insulator-semiconductor) This parasitic capacitance at the gate allows current to flow at high frequencies! i G > 0 as frequency increases and, just like other semiconductor devices, the parasitic capacitance limits the speed of the device (turning the MOSFET “on” requires charging the gate capacitance). The R sig C gate time constant tells us the signal delay for digital circuits and the upper cut-off frequency for analog circuits.

Conclusion For the remainder of the class, we will look at the behavior of semiconductor devices in much more detail Occasionally, you might get caught-up in the details! Please refer back to this overview to see how it all fits together.