More on Basys board Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

Slides:

Advertisements

Similar presentations

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

Advertisements

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Seven Segment Display. What's A 7-Segment Display? A 7-segment display is a package with 7 bar-shaped LEDs arranged to allow the display of many useful.

LED Display. LED Typical LED forward bias voltage: 1.5 to 2.0 V Typical currents needed to light LED range from 2 to 15 mA.

Decoders. Usage of Decoders Channel Selection: Generates Mutually Exclusive Channel Enabling/Disabling Signals (e.g. Multiplexers) Device Selection: Generates.

LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.

Combinational Logic Design An Overview © 2014 Project Lead The Way, Inc.Digital Electronics.

ECE 2372 Modern Digital System Design

Chapter 3 Basic Logic Gates 1.

Chapter 3 Basic Logic Gates

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Digilent Spartan 3 Board Discussion D3.3

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Electrical Engineering 1 WISE Investments Electrical Engineering Lab Digital Logic Laboratory Dr. Keith Holbert.

1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”

Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.

Digital Outputs 7-Segment Display

Design a Voltmeter Experiment 19. Goal Design a circuit that displays the value of unknown voltage between certain voltage ranges. – The unknown voltage.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Figure 1.1 The Altera UP 3 FPGA Development board

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Digilent System Board Capabilities Serial Port (RS-232) Parallel Port 1 Pushbutton Hint: Good for a reset button Connected to a clock input. See Digilent.

Digital Electronics Combinational Logic An Overview.

Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

Dept. of Mechatronics Engg. Intro to SSD and BCD to SSD( conversion ) Decoder. Lab 09 1.

Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Chapter 3 (part 2) Basic Logic Gates 1.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

displayCtrlr Specification

CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).

Lab 4 Report Comments: Procedure Ordering in lab reportProcedure Ordering in lab report report should follow logical flow of what you did in experiment:

Microcontrollers Module 3: Digital Display. 7 – Segment Display A seven-segment display (SSD), or seven- segment indicator, is a form of electronic display.

Introduction to ECE 255 Lab Cheng Cheng, Teaching Assistant Department of EECS University of Tennessee.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

Magnitude Comparator Dr. Ahmed Telba.

Introduction to VHDL Coding Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

BCD S EVEN SEGMENT D ECODER. I NTRODUCTION  A Decoder IC, is a device which converts one digital format into another and the most commonly used device.

Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

Lab 2 page 1 ENT-DIGI-210 Lab 2 Notes ©Paul Godin Updated September 2007.

Introduction to the DE0 Board Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Computer Logic Design.

DIGITAL 2 EKT 221 Date : Lecture : 2 hrs. Today’s Outline:  Multi-Level Combinational Logic  Lab1 – Overview (refer to Altera UP2 Manual)

DIGITAL ELECTRONICS THEME 2: Combinational Logic Circuits. Decoders, Multiplexers, De-multiplexers, Code converters. For combinational logic the values.

1 Transistor. 2 Transistors are used to turn components on and off They come in all different shapes and sizes.

Logic Gates Binary Day 3 PEOPLE 2016.

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Segment Identification

Figure 1.1 The Altera UP 1 CPLD development board.

Lab02 :Logic Gate Fundamentals:

Display Devices 7 segment led display.

COMP211 Computer Logic Design Introduction to the DE2 Board

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

CR 245L Digital Design I Lab Sum of Products, 7-Segment Display,

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering CMPE 212 Laboratory (Discussion 7) Hasib Hasan

Chapter 2 Push button and Potentiometer

JC Technology Logic Gates.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Design Example “Date of Birth Problem”

KS4 Electricity – Electronic systems

Combinational Logic - An Overview

Digital Logic Experiment

Lab 1. Introduction to the DE2 Board

Lecture 4. Introduction to the DE2 Board

Prof. Onur Mutlu ETH Zurich Spring March 2019

Combinational Logic - An Overview

Presentation transcript:

More on Basys board Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee

Reference Manuals  Digilent BASYS Board (Xilinx Spartan 3E FPGA)  Description:  Download “BASYS reference manual” for references.  Read Pages 4-5 about “seven-segment display”.  Digilent BASYS 2 Board (Xilinx Spartan 3E FPGA)  Description:  Download “BASYS 2 reference manual” for references.  Read Pages 4-5 about “seven-segment display”.

I/O Circuits  Digilent BASYS Board  Digilent BASYS 2 Board  Pins for display selection (anode signals) Logic 0: enable display Logic 1: disable display (Labels on boards are wrong!!) From left to right: BASYS board: BASYS2 board:  Pins for each bar of the 7-segment display (cathode signals) Logic 0: LED on Logic 1: LED off AN3AN2AN1AN0 P26P32P33P34 AN3AN2AN1AN0 K14M13J12F12

7-Segment Display  7-segment display AN3 AN2 AN1 AN0 AnodeCathode  LED AnodeCathodeState Logic 1Logic 0ON Logic 0 OFF Logic 0Logic 1OFF Logic 1 OFF AN0CAAnodeCathodeState Logic 0 Logic 1Logic 0ON Logic 0Logic 1 OFF Logic 1Logic 0 OFF Logic 1 Logic 0Logic 1OFF To light up the A-bar (CA) on the rightmost (AN0) display

7-Segment Display Hex digit SW3SW2SW1SW0CACBCCCDCECFCG ‘1’ ‘9’ ‘F’  Truth table InputsOutputs AN3 AN2 AN1 AN0

Assign Logic ‘1’ and Logic ‘0’ Quick search of the symbols Logic ‘1’: Symbol “VCC” Logic ‘0’: Symbol “GND”

Guide to Lab 2