3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.

Slides:



Advertisements
Similar presentations
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Advertisements

Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
An Effective Floorplanning Algorithm in Mixed Mode Placement Integrated with Rectilinear- Shaped Optimization for Soft Blocks Changqi Yang, Xianlong Hong,
A T HERMAL -D RIVEN F LOORPLANNING A LGORITHM FOR 3D IC S Jason Cong, Jie Wei, and Yan Zhang ICCAD
A Novel Cell Placement Algorithm For Flexible TFT Circuit With Mechanical Strain And Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho.
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
Minimal Skew Clock Synthesis Considering Time-Variant Temperature Gradient Hao Yu, Yu Hu, Chun-Chen Liu and Lei He EE Department, UCLA Presented by Yu.
1 Thermal Via Placement in 3D ICs Brent Goplen, Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Instructor: Mircea Nicolescu Lecture 13 CS 485 / 685 Computer Vision.
1 Closed-Loop Modeling of Power and Temperature Profiles of FPGAs Kanupriya Gulati Sunil P. Khatri Peng Li Department of ECE, Texas A&M University, College.
ISQED’2015: D. Seemuth, A. Davoodi, K. Morrow 1 Automatic Die Placement and Flexible I/O Assignment in 2.5D IC Design Daniel P. Seemuth Prof. Azadeh Davoodi.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
MAE 552 – Heuristic Optimization Lecture 6 February 6, 2002.
Placement 1 Outline Goal What is Placement? Why Placement?
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
EECS Department, Northwestern University, Evanston Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation Min Ni and Seda Ogrenci.
Merging Synthesis With Layout For Soc Design -- Research Status Jinian Bian and Hongxi Xue Dept. Of Computer Science and Technology, Tsinghua University,
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation Andrew B. Kahng †, Sung-Mo Kang ‡, Wei Li ‡, Bao Liu † † UC.
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Delay and Power Optimization with TSV-aware 3D Floorplanning M. A. Ahmed and M. Chrzanowska-Jeske Portland State University, Oregon, USA ISQED 2014.
CS 7810 Lecture 15 A Case for Thermal-Aware Floorplanning at the Microarchitectural Level K. Sankaranarayanan, S. Velusamy, M. Stan, K. Skadron Journal.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Optimization of thermal processes2007/2008 Optimization of thermal processes Maciej Marek Czestochowa University of Technology Institute of Thermal Machinery.
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
CRISP: Congestion Reduction by Iterated Spreading during Placement Jarrod A. Roy†‡, Natarajan Viswanathan‡, Gi-Joon Nam‡, Charles J. Alpert‡ and Igor L.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
Network Aware Resource Allocation in Distributed Clouds.
Fast Thermal Analysis on GPU for 3D-ICs with Integrated Microchannel Cooling Zhuo Fen and Peng Li Department of Electrical and Computer Engineering, {Michigan.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
An evaluation of HotSpot-3.0 block-based temperature model
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Gordian Placement Tool: Quadratic and Linear Problem Formulation Ryan Speelman Jason Gordon Steven Butt EE 201A
Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Boltzmann Machine (BM) (§6.4) Hopfield model + hidden nodes + simulated annealing BM Architecture –a set of visible nodes: nodes can be accessed from outside.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building Yanfeng Wang, Qiang Zhou, Xianlong Hong, and Yici Cai Department of Computer Science and.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
CUHK Learning-Based Power Management for Multi-Core Processors YE Rong Nov 15, 2011.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
HEAT TRANSFER FINITE ELEMENT FORMULATION
Tetris Agent Optimization Using Harmony Search Algorithm
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
Unified Quadratic Programming Approach for Mixed Mode Placement Bo Yao, Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou*, Lung-Tien Liu*, Peter Suaris* CSE.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Learning for Physically Diverse Robot Teams Robot Teams - Chapter 7 CS8803 Autonomous Multi-Robot Systems 10/3/02.
Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
An Automated Design Flow for 3D Microarchitecture Evaluation
EDA Lab., Tsinghua University
Boltzmann Machine (BM) (§6.4)
Presentation transcript:

3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert P. Dick, Li Shang, Hai Zhou, Xianlong Hong, Qiang Zhou CS Department, Tsinghua University, Beijing.,etc. ICCAD 2007

Outline Introduction Previous Works Algorithm Experimental Results Conclusions

Three-dimensional integration Stack silicon dies connected through inter-die vias Can be used to decrease wire delay, increase integration density, improve performance, and reduce power consumption But, thermal effects become a problem

Challenges of 3D IC Floorplanning Design space explosion The solution space of 3D floorplanning increases by n L-1 /(L-1)! times compared to the 2D cases Multi-objective optimization Minimization of temperature complicates the optimization of area, wirelength, leakage power Temperature-leakage dependency Subthreshold leakage increases superlinearly with temperature

Previous Works SA based stochastic optimization techniques Capable of handling heterogeneous blocks Long runtimes that scale poorly with problem size Force-directed temperature-aware standard- cell placement Simultaneous temperature feedback to blocks Scalable performance NOT capable of handling heterogeneous blocks

Traditional Algorithm Flow Optimize peak temperature, area, wirelength, and via count Small local changes may cause significant changes to the global solution

Adaptive Three-Stage Flow

Force-Directed Techniques Assume each layer and each block has the same thickness D Blocks connected by virtual springs c ij is the weight of the connection Combine the c ij coefficients in to a global stiffness matrix C Solve the three systems of equations to obtain the coordinate of each block

The Forces Filling Force: f x F, f y F, f z F To eliminate overlap between blocks and distribute them evenly The Filling Force of each bin is equal to its bin density A block receives a Filling Force equal to the sum of the prorated Filling Forces of the bins the cell covers Thermal Force: f x T, f y T, f z T To move blocks which produce heat away from regions of high temperature Using the thermal gradient to determine directions and magnitudes of the Thermal Forces on blocks Extract power density information into thermal analyzer

Aggregate Forces α x,y,z : influence the amount of block displacement per iteration resulting β x,y,z : adjust the percentages between Filling Force and Thermal Force These parameters are experimentally determined, but are general

Adaptive Three-Stage Flow

2D Temperature-Aware Lateral Spreading Traditionally, the initial optimization is influenced primarily by overlap instead of thermal effects Some cool blocks with large areas to be pushed near the heatsink Benefits of the initial 2D lateral spreading Evenly distribute lateral power density Overlaps are controlled to support subsequent 3D optimization

Adaptive Three-Stage Flow

Global Optimization in Continuous 3D Space Allow arbitrary motion in continuous 3D space Compute power density distribution for each layer to obtain thermal gradient Stochastic mapping of blocks to layer

Thermal Analysis and Continuous 3D Force-Directed Phase Use stochastic layer assignment results for thermal analysis The positions are only temporarily discretized Repeat force-directed move

Adaptive Three-Stage Flow

Layer Assignment Assign an area budget to each layer Start from the layer closest to the heatsink Attempt to assign blocks as low as possible Attempt to honor via count constraint Avoid assignments to layers violating area budget Choose one of three nearest layers with minimal overlap with previously-assigned blocks

Optimization with Layer Assignment In this stage, every block is assigned to one layer according to the current placement The thermal model can be used to compute temperature gradients and Thermal Force The changes in positions caused by layer assignment lead the subsequent force- directed iterations to adjust the placement The optimization process ultimately converges to the final multi-layer floorplan

Adaptive Three-Stage Flow

Legalization After force-directed iterations cease, residual overlaps remain Use topological relations between overlapping blocks to minimize displacement Similar to [20] Permit block rotation

Experimental Results Effects of Optimization Stages

Comparison with CBA CBA [12] “A Thermal-driven floorplanning algorithm for 3D ICs” Temperature-aware 3D floorplanning Handled heterogeneous blocks Simulated annealing based

Power Distribution Power distribution during each optimization stage for n100

Leakage Power Consumption Analysis Higher temperatures increase leakage power, which in turn further increases temperature

Impact of Leakage Power- Temperature Feedback Loop 3D-STAF: the interdependence of temperature and leakage are neglected Temp: the peak temperature estimated when the dependence of leakage on temperature is ignored Temp (feedback): the feedback loop is considered 3D-STAF-TDLP: the interdependence is considered

Conclusions They modified the traditional forced-directed technique flow, to smooth the transition from a 3D placement to a layer-assigned floorplan The closed feedback loop between temperature and leakage power consumption is modeled Less run time, compare with precious works