University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

FPGA (Field Programmable Gate Array)
ENEL111 Digital Electronics
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Configurable System-on-Chip: Xilinx EDK
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
DIGITAL ELECTRONICS CIRCUIT P.K.NAYAK P.K.NAYAK ASST. PROFESSOR SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
O VERVIEW OF DIGITAL SYSTEMS Hardware Description Language 1.
THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.
 Distortion – the alteration of the original shape of a waveform.  Function of distortion analyzer: measuring the extent of distortion (the o/p differs.
Oscilloscope Tutorial
General FPGA Architecture Field Programmable Gate Array.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
A Company Selling Technology and not just a Product.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.
PROGRAMMABLE LOGIC DEVICES (PLD)
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.
Spring 2007 W. Rhett Davis with minor editing by J. Dean Brock UNCA ECE Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 1: Introduction.
IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
Digital to Analog Converter (DAC)
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
Types of Synthesizers and How They Work
FUNCTION GENERATOR.
Introduction to FPGAs Getting Started with Xilinx.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
Programmable Logic Devices
EEE2135 Digital Logic Design Chapter 1. Introduction
Electronics for Physicists
FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM
Digital Design.
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Week 5, Verilog & Full Adder
332:437 Lecture 7 Verilog Hardware Description Language Basics
Lecture 1.3 Hardware Description Languages (HDLs)
332:437 Lecture 7 Verilog Hardware Description Language Basics
VHDL Introduction.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
332:437 Lecture 7 Verilog Hardware Description Language Basics
Electronics for Physicists
THE ECE 554 XILINX DESIGN PROCESS
THE ECE 554 XILINX DESIGN PROCESS
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
FPGA Based Single Phase Motor Control Using Multistep Sine PWM Author Name1, Author Name2., Author Name3, (BE-Stream Name) Under the Guidance Of Guide.
Presentation transcript:

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December

Introduction Signal generator produces alternating current (AC) of the desired frequencies and amplitudes with the necessary modulation for testing or measuring circuits. Users are able to know what state the circuit is in when the signals are distorted, attenuated or missing entirely. Therefore, it is important that the amplitude generated by the signal generator is accurate. The objective of this seminar is to highlight how to design a signal generator using Field-Programmable Gate Array (FPGA) to generate a few basics waveform such as square waves, triangular waves and sine waves. These waveforms will be output to an oscilloscope since with just the LCD on the FPGA development board is not able to display the waveforms. 2

Why do we need? The application of Field Programmable Gate Array (FPGA) in the development of power electronics circuits control scheme has drawn much attention lately due to its shorter design cycle, lower cost and higher density. 3

Categories of signal Generator Signal Generator is a tool that can produce various patterns of waveforms at a variety of frequencies and amplitudes. Basically, a signal generator is used to generate signal with precise controlled frequency and amplitude characteristics to mimic the input signal of the circuit being tested. It is generally used in designing, testing and troubleshooting electronic devices. 4

Signal generators generally fall into one of the two categories: function generators and arbitrary waveform generators 1.Function Generator: is a device which produces simple repetitive waveforms. Such devices contain an electronic oscillator, a circuit that is capable of creating a repetitive waveform. Modern devices may use digital signal processing to synthesize waveforms, followed by a digital to analog converter to produce an analog output. Example: Sine, square and triangular waves 5

Example of typical Sine wave 6

2. Arbitrary wave generators: are sophisticated and complicated signal generators which allow the user to generate arbitrary waveforms within published limits of frequency range, accuracy, and output level. Unlike function generators, which are limited to a simple set of waveforms, an AWG allows the user to specify a source waveform in a variety of different ways such as exponential, cardiac,sinc function or the combinations  FPGA will come to our rescue in providing an attractive platform for these signal generators in-terms of performance, power consumption and flexibility in configuration. 7

Steps to generate the signal 1 st : the development of different waveform signals which can be selected 2 nd : the development of selecting different frequencies for the waveform output 3 rd : to transfer these signals to Digital-to-Analog Converter (DAC) which then output to the Oscilloscope. 8

Signal Generator Model The signal generator may use Digital Signal Processing (DSP) to synthesize waveforms, followed by a Digital to Analog Converter to produce analog output. The signal generator will operate in the audio frequency range, ranging from 20 Hz to 20 KHz or quantity of cycles per second. The frequency and the amplitude are adjustable and must be able to maintain constancy over the tuning range 9

The Model Onboard Memory Waveform Generation Engine Digital Gain Digital Filter DAC Clock Analog Filter Output 10

VHDL it allows system’s behaviour to be modelled and simulated before logic synthesis tools were used it allows switching between different modelling of the system.  Verilog: allows switch-level modelling which are useful for exploring new circuits. And it ensures that all signals are initialized to “unknown” so that designers will produce necessary logic to initialize their design. 11

Overview of HDL FPGA is a semiconductor device that can be configured by the customer or designer after manufacturing. FPGAs are programmed using a logic circuit diagram or a source code in a Hardware Description Language (HDL) to specify how the chip will work. The most common HDL used to program FPGA is Very high speed integrated circuit Hardware Description Language (VHDL) and Verilog. With the complexity of FPGA design, many specialist design consultant has his / her own specific tools and libraries written in VHDL or Verilog. 12

Xilinx’s Spartan-3A FPGA Development Kit Board 13

Signal General model with FPGA FPGA 50 MHz Oscillator DAC Oscilloscope Frequency switches Waveform Switches 14

With input from the clock and switches (frequencies selection and waveform selection), FPGA will process the data and transfer to DAC every micro second. This data will be output to an Oscilloscope. 15

FPGA programming process 16

When the system compiled a HDL code written at the design entry level, it output a Register Transfer Level (RTL) netlist. When the input HDL is successfully synthesize at the synthesizer, it produces a HDL of this gate-level code that can be mapped into the FPGA hardware. Compiling and simulation of this gate-level HDL can be done at the actual level to avoid any code written at RTL disappeared at the final gate level implementation. Thus, debugging of error can be done at actual level. 17

Conclusion An FPGA based Signal Generator is able to generate any types of waveforms with good performance. 18

References Wong, Yen. Design a signal generator using FPGA. SIM University School of Science and Technology, programmable_gate_array#cite_note-history- 2 19