Resistive RAM: Technology and Market Opportunities Deepak C. Sekar NuPGA TM Corporation.

Slides:



Advertisements
Similar presentations
30 nm © 2005 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Atomic Switch ITRS Emerging.
Advertisements

Circuit Modeling of Non-volatile Memory Devices
Filippo Parodi /Paolo Capobianco (Ansaldo Fuel Cells S.p.A.)
Materials for Electrochemical Energy Conversion
Metal Oxide Semiconductor Field Effect Transistors
Graphene & Nanowires: Applications Kevin Babb & Petar Petrov Physics 141A Presentation March 5, 2013.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
Monolithic 3D DRAM Technology
High-K Dielectrics The Future of Silicon Transistors
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors
Arithmetic Operations within Memristor-Based Analog Memory
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Metal Semiconductor Field Effect Transistors
Lecture 18 Chapter 10 Electricity. Ohm’s Law & Power Resistance behavior in metals, semiconductors, superconductors Series vs. parallel resistances.
Characterisation and Reliability Testing of THz Schottky Diodes Chris Price University of Birmingham, UK
Introduction to CMOS VLSI Design Nonideal Transistors.
Magnetoresistive Random Access Memory (MRAM)
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
Fabrication and Characterization of Ultra-narrow RRAM Cells Byoungil Lee and H.-S. Philip Wong Electrical Engineering, Stanford University.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Phase change memory technology Rob Wolters September 2008.
Memristive devices for neuromorphic computation
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.
Applications of Quantum Physics
Performance Challenges of Future DRAM´s SINANO WS, Munich, Sept. 14th, 2007 M. Goldbach / J. Faul.
IEEE Silicon Valley June 8, 2015 TI Auditorium
Fabrication and characterization of Au-Ag alloy thin films resistance random access memory C. C. Kuo 1 and J. C. Huang 1,* 1 Department of Materials and.
ENE 311 Lecture 9.
Scaling of the performance of carbon nanotube transistors 1 Institute of Applied Physics, University of Hamburg, Germany 2 Novel Device Group, Intel Corporation,
By Francesco Maddalena 500 nm. 1. Introduction To uphold Moore’s Law in the future a new generation of devices that fully operate in the “quantum realm”
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing Thomas Rueckes, et al. Science 289, 94 (2000)
Identifying Critical Interfaces In Fuel Cell Electrodes Scott Barnett & Peter Voorhees, Northwestern University, DMR Katsuyo Thornton, Univ Michigan,
1 The piezoelectronic transistor: A nanoactuator-based post-CMOS digital switch with high speed and low power Class: Bio MEMS Components and System Teacher.
Nanoscale Electrochemical Switches Dr. James G. Kushmerick OFFON.
Introduction to Spintronics
Electro-Ceramics Lab. Electrical Properties of SrBi 2 Ta 2 O 9 Thin Films Prepared by r.f. magnetron sputtering Electro-ceramics laboratory Department.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Literature Review on Emerging Memory Technologies
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Research Advances Towards Low Cost, High Efficiency PEM Electrolysis Dr. Katherine Ayers Presented by: Larry Moulthrop NHA 2010, Long Beach, CA.
Emerging Non-volatile Memories: Opportunities and Challenges
OVONIC UNIFIED MEMORY Submitted by Submitted by Kirthi K Raman Kirthi K Raman 4PA06EC044 4PA06EC044 Under the guidance of Under the guidance of Prof. John.
IEDM 2009 Baltimore MD December 7-9, 2009 Conference Report Dirk Wouters IEDM 2009 Conference Report - D.Wouters, IMEC - WIND project distribution1.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
33 rd IEEE International Conference on Computer Design ICCD rd IEEE International Conference on Computer Design ICCD 2015 Improving Memristor Memory.
Development Of Titanium-Ruthenium-Aluminum Alloys For High Temperature Applications In Aerospace Propulsion Systems.
MEMRISTOR The Fourth Fundamental Circuit Element.
Fatemeh (Samira) Soltani University of Victoria June 11 th
ALD Oxide Nanolaminates Final Presentation Member: Yi (Alice) Wu, Shimeng Yu, Shuang Li Mentor: J Provine.
KCS 2016 Multilevel Resistive Switching Memory based on Two-Dimensional (2D) Nanomaterials Gwang Hyuk Shin, Byung Chul Jang, Myung Hun Woo, and Sung-Yool.
National Taiwan University *
By ADITYA NAGARAJ MASKERI 1DS07EE006
PRESENTED BY SAI KRISHNA.R (2-1) NRIIT TEJASWI.K(2-1)
Metal Semiconductor Field Effect Transistors
Power Semiconductor Systems I
J. Appl. Phys. 112, (2012); Scanning Tunneling Microscopy/Spectroscopy Studies of Resistive Switching in Nb-doped.
Dr John Fletcher Rm 131 Power Electronics Dr John Fletcher Rm 131.
BC Science Connections 9
Multilevel resistive switching memory based on GO/MoS2/GO stack
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Lecture 19 OUTLINE The MOSFET: Structure and operation
The Electrochemical and Thermal Performances of Ca3Co4O9-δ as a cathode material for IT-SOFCs UCCS K. Nagasawaa, O. Mentreb, S. Daviero-Minaudb, N. Preuxb,
Ionic liquid gating of VO2 with a hBN interfacial barrier
Solid State Electronics ECE-1109
Presentation On Schottky Diode. Course Code:3208 Course Title : Microwave radar and satellite communication lab Presented By Salma Akter BKH F.
Chapter 3 Solid-State Diodes and Diode Circuits
Presentation transcript:

Resistive RAM: Technology and Market Opportunities Deepak C. Sekar NuPGA TM Corporation

RRAMs/Memristors have excited many people… IEEE Spectum: “The greatest electronics invention of the last 25 years” Time Magazine: “One of the best inventions of 2008” This presentation: Explains RRAM Technology and Applications Are IEEE Spectrum and Time right to be excited? After this talk, you judge! 2

Outline Introduction Mechanism Switching Optimization Array Architectures and Commercial Potential Risks and Challenges Conclusions 3

Outline Introduction Switching Mechanism Optimization at Material, Process, Device and Design Levels Array Architectures and Commercial Potential Risks and Challenges Conclusions 4

Device Structure Many types of RRAM exist Transition Metal Oxide RRAM (above) seems most popular  focus of this talk 5 Top electrode Bottom electrode Transition Metal Oxide Examples Top electrodePt, TiN/Ti, TiN, Ru, Ni … Transition Metal OxideTiO x, NiO x, HfO x, WO x, TaO x, VO x, CuO x, … Bottom ElectrodeTiN, TaN, W, Pt, …

RRAM compared with other switching materials Simple materials, low switching power, high-speed, endurance, retention: RRAM could have them all. One key reason for the excitement… 6 Single 45nm node Phase Change Memory STT-MRAMRRAM MaterialsTiN/GeSbTe/TiNTa/PtMn/CoFe/Ru/CoFeB/ MgO/CoFeB/Ta TiN/Ti/HfO x /TiN Write Power300uW60uW50uW Switching Time 100ns4ns5ns Endurance10 12 > , reported in IEDM 2010 abstract Retention10 years, 85 o C Ref: PCM – IEDM’09, MRAM: Literature from , RRAM – IEDM 2008, 2009

RRAM in the research community Steadily increasing interest 7

Industry players developing transition metal oxide RRAM 8 Japan Sharp - TiON Fujitsu – NiO x NEC - TaO x Panasonic – TaO x Korea Samsung - NiO x Hynix - TiO x China SMIC - CuSiO x Taiwan Macronix - WO x TSMC – TiON ITRI - HfO x Based on published data and publicly available info EU IMEC - NiO x US HP – TiO x Spansion – CuO x IBM - SrTiO x + other companies which do not publish

The periodic table  a playground for RRAM developers 9 Which materials switch better? Can hopefully answer at the end of this talk… Published Dielectric material Published Electrode material

Outline Introduction Mechanism Optimization at Material, Process, Device and Design Levels Array Architectures and Commercial Potential Risks and Challenges Conclusions 10

RRAM Switching 11 Unipolar switching: All operations same polarity Bipolar switching: RESET opposite polarity to SET and FORM FORM: Very Hi Z  Lo Z. Highest Voltage, Done just once at the beginning. RESET: Lo Z  Hi Z, SET: Hi Z  Lo Z

Switching Mechanism RRAM switching mechanism not yet fully understood In next few slides, will present best understanding so far (with evidence) for 1)FORM 2)RESET 3)SET for oxygen ion conduction RRAMs 12

Understanding FORM Background information: Ti, a transition metal, exists as TiO 2, Ti 4 O 7, Ti 5 O 9, Ti 2 O 3, TiO. Multiple oxidation states  +2, +3, +4, etc Transition metal oxides good ionic conductors. Used in fuel cells for that reason. Two key phenomena  next few slides give evidence: Oxygen formed at the anode Conductive filament with oxygen vacancies from cathode 13 - On applying forming TiO 2 + 2xe -  TiO 2-x + xO 2O 2-  O 2 + 4e - DURING FORM CATHO DE ANOD E SOLID ELECTRO LYTE Oxygen vacancies TiO 2 Pt TiN + O 2- O2O2 On applying forming TiO 2 + 2xe -  TiO 2-x + xO 2O 2-  O 2 + 4e - AFTER FORM CATHO DE ANOD E SOLID ELECTRO LYTE Oxygen vacancies TiO 2 Pt TiN - + BEFORE FORM TiO 2 Pt TiN - + Ref: [1] G. Dearnaley, et al., 1970 Rep. Prog. Phys. [2] S. Muraoka, et al., IEDM 2007, [3] J. Yang, et al., Nature Nanotechnology, 2008.

Evidence for oxygen at anode 14 On applying forming TiO 2 + 2xe -  TiO 2-x + xO 2O 2-  O 2 + 4e - DURING FORM AFM image detecting oxygen bubbles for big devices CATHO DE ANOD E SOLID ELECTRO LYTE Oxygen vacancies TiO 2 Pt TiN - + O 2- O2O2 Ref: J. Yang, et al., Nature Nanotechnology, Click to view

Evidence for conducting filament of oxygen vacancies (1/3) Filament observed in TEM after forming Starts at cathode, many filaments present, most are partial filaments. Filament wider on cathode side. Electron diffraction studies + other experiments reveal filaments are Magneli phase compounds (Ti 4 O 7 or Ti 5 O 9, essentially TiO 2-x ). These Magneli phase compounds conductive at room temperatures. 15 Ref: D-H. Kwon, et al., Nature Nanotechnology, CATHO DE ANOD E SOLID ELECTRO LYTE TiO 2 Pt - + ANODE CATHODE ANODE FILAMENT Fully-formed filamentPartially-formed filament

Evidence for conducting filament of oxygen vacancies (2/3) Why should a filament of oxygen vacancies conduct? A: Conduction by electron hopping from one oxygen vacancy to another. 16 Curves fit Mott’s electron hopping theory MeO x Pt TiN Ref: N. Xu, et al., Symp. on VLSI Technology, 2008.

Evidence for conducting filament of oxygen vacancies (3/3) Local Pressure modulated Conductance Microscopy AFM tip scans over surface. When it goes over area close to filament and applies pressure, conductivity increases  supports conductive filament model 17 Ref: J. Yang, et al., Nature Nanotechnology, 2008.

Understanding RESET Phenomenon 1: Filament breaks close to Top Electrode - MeO x interface 18 Bipolar Anode: TiO 2-x + xO 2-  TiO 2 + 2xe - Heat-assisted electrochemical reaction, since 25uA reset current thro’ 3nm filament  Current density of 3x10 8 A/cm 2 … High temperatures!!!! Unipolar mode: Solely heat driven Virtual anode TiO 2 Pt TiN + - ANOD E CATHO DE SOLID ELECTRO LYTE Ref: [1] S. Muraoka, et al., IEDM 2007, [2] J. Yang, et al., Nature Nanotechnology, 2008.

Understanding RESET Phenomenon 2: Filament breaks  Schottky barrier height at interface changes  Big change in resistance 19 Effective Barrier height increases when TiO 2-x converted to TiO 2 Metal Oxide Oxygen interface reduce effective barrier height. Similar theory to Fermi level pinning in CMOS high k/metal gate. Virtual anode TiO 2 Pt TiN + - ANOD E CATHO DE SOLID ELECTRO LYTE Pt Ref: [1] S. Muraoka, et al., IEDM 2007, [2] J. Yang, et al., Nature Nanotechnology, 2008, [3] J. Robertson, et al., APL 2007.

Understanding SET SET similar to FORM, but filament length to be bridged shorter  Lower voltages 20 On applying set TiO 2 + 2xe -  TiO 2-x + xO 2O 2-  O 2 + 4e - Cell before SET TiO 2 Pt TiN Oxygen vacancies TiO 2 Pt TiN - + CATHO DE ANOD E SOLID ELECTRO LYTE Ref: [1] S. Muraoka, et al., IEDM 2007, [2] J. Yang, et al., Nature Nanotechnology, 2008.

Evidence for oxidation state change during switching (a) Raman spectrum at (1) before switching and (2) before and after switching (b) Raman spectrum at (1) after switching  Switching occurs at interface (1) and involves oxidation state change 21 Ref: S. Muraoka, et al., IEDM 2007.

Evidence for importance of barrier height at interface Ti addition  Modulates barrier height and produces oxygen vacancies at Pt/TiO 2 interface  Changes current from nA to mA! 22 Ref: J. Yang, et al., Nature Nanotechnology, 2008.

Evidence for switching at Top Electrode/MeO x interface SET voltage between pad 2 and pad 4 (denoted 2-4). Then, pad 4 broken into two. One broken part (denoted ) had nearly the same I-V curve as previously! The other (denoted ) OFF, almost ideal rectifier  Filamentary conduction, and interface between Pt/TiO 2 switching. 23 Ref: J. Yang, et al., Nature Nanotechnology, 2008.

To summarize today’s understanding of RRAM, Filamentary switching with oxygen vacancies. Barrier height at Top electrode/MeO x interface plays a key role in ON/OFF I-V curves. 24 Before FORMAfter FORM After RESETAfter SET TiO 2 + 2xe -  TiO 2-x + xO 2- TiO 2-x + xO 2-  TiO 2 + 2xe - TiO 2 Pt TiN TiO 2 Pt TiN TiO 2 Pt TiN TiO 2 Pt TiN

Outline Introduction Switching Mechanism Switching Optimization Array Architectures and Commercial Potential Risks and Challenges Conclusions 25

Techniques to optimize RRAM switching Optimized Top Electrode Optimized Transition Metal Oxide Control of Cell Current during SET 26

Techniques to optimize RRAM switching Optimized Top Electrode Optimized Transition Metal Oxide Control of Cell Current during SET 27

Based on switching model, RRAM’s top electrode needs Pt  excellent oxidation resistance, high work function  used in RRAMs. But not fab-friendly  28 Excellent oxidation resistance  even for high T and oxygen rich ambients Fab-friendly material Ref: Z. Wei, et al., IEDM 2008 High work function  High Schottky barrier height  Lower current levels

Top electrode candidates for RRAM By definition, higher electrode potential  More difficult to oxidize 29 Best switching seen when both electrode potential and work function are high pMOS gate in high k/metal gate logic transistors  high work function, good oxidation resistance  Can use those electrodes (eg. TiAlN) for RRAM as well. Ref: [1] Z. Wei, et al., IEDM’08 [2] D. Sekar, et al., US Patent Applications / , filed Feb.‘09, published by USPTO ’10.

Techniques to optimize RRAM switching Optimized Top Electrode Optimized Transition Metal Oxide Control of Cell Current during SET 30

Based on switching model, RRAM’s Metal Oxide Material needs High ionic conductivity  helps ions move at lower fields and temperature 31 Multiple stable oxidation states, low energy needed for conversion Simple fab- friendly material (Key) Work reliably at high temperatures encountered during RRAM operation Multiple materials fit these criteria, and many drop off our candidate list due to these too… Ref: D. Sekar, et al., US Patent Applications / , filed Feb.‘09, published by USPTO ’10. Low electron affinity  High Schottky barrier height  Lower current levels. Can possibly avoid use of Pt.

Stabilized Zirconium Oxide: a good candidate for RRAM Hafnium oxide similar to Zirconium Oxide, has many of these advantages. Also used for fuel cells. 32 Electrolyte typically Zirconium Oxide with Y doping RRAM needStabilized ZrO x properties Comment High Ionic conductivity 800 o COne of the highest known, Fluorite structure Multiple stable oxidation states Stable +2, +3, +4 oxidation states Fab-friendlinessWell-known materialDue to high k work Low electron affinity Low, ~2.4eVTiO x and TaO x RRAM have 3.9eV and 3.3eV Withstand high T reliably YesFuel cells operate at 800 o C for long times, reliable Ref: D. Sekar, et al., US Patent Applications / , filed Feb.‘09, published by USPTO ’10.

Techniques to optimize RRAM switching Optimized Top Electrode Optimized Transition Metal Oxide Control of Cell Current during SET 33

RESET Current determined by SET Current Compliance Fatter filament if higher SET current  Harder to break  Higher RESET current Careful transient current control for SET important, for both RRAM device development and array architecture. Keep parasitic capacitances in your test setup in mind while measuring!!!!! 34 Filament size determined by SET current compliance Ref: [1] Y. Sato, et al., TED 2008, [2] F. Nardi, et al, IMW 2010.

Outline Introduction Mechanism Switching Optimization Array Architectures and Commercial Potential Risks and Challenges Conclusions 35

RRAM Device Specs from the Literature For these device specs, what kind of selectors and array architectures work well? 36 ITRI, IEDM 2008 NEC, VLSI 2010 Panasonic, IEDM 2008 Univ. + IMEC, IMW 2010 Fujitsu, IEDM 2007 DeviceTiN/Ti/HfO x /TiNRu/TiO x /TaO x /RuPt/TaO x /PtAu/NiO x /TiNPt/Ti-doped NiO/Pt Test chip1T-1R PolarityBipolarUnipolarBipolarUnipolar Reset2V, 25uA0.65V, 200uA1.5V, 100uA0.5V DC, 9.5uA1.9V, 100uA Set2.3V2.8V2V2.7V DC2.8V Form Voltage3V??3.7V DC3V Switching Time<10ns<1us<100nsNA10ns On/off ratio~100x100x10x5x-10x90x Endurance, Data Retention 10 6, 10 years10 5, 10 years10 9, 10 years130 cycles, ?100, 10 years CommentsTypical dataWorst case dataTypical data Typical

Potential Array Architectures 1T-1R 3D Stacked 1D-1R 3D Stacked 1T-manyR Others 37

1T-1R Array Architecture Easy to embed into a logic process  ~3 extra masks vs. ~8 extra masks for flash  Lower voltages vs. flash Key issues: Need forming-free operation: For 3V forming, standard MOSFET probably cannot scale below 130nm L eff. If forming-free and SET/RESET voltage < 1-1.5V, density = 6F 2 – 8F 2. Then, good for embedded NVM and code storage applications. 38 1T-1R viable for embedded NVM, code storage if forming-free USPs: Easily embeddable device, low switching energy

Array Demonstrations of 1T-1R RRAM 39 Pt/TaO x /Pt 8kb bipolar array Panasonic, IEDM 2008 Ru/TiO x /TaO x /Ru 1kb unipolar array NEC, VLSI 2010 TaN/CuSi x O y /Cu 1Mb bipolar array SMIC, VLSI 2010

3D Stacked 1D-1R Architectures pn diodes  unipolar, or Ovonic Threshold Switch (OTS), others  bipolar 6 levels of memory  4F 2 /6 = 0.66F 2. Very dense!!! Key issues: 6 layers  12 critical masks if 2 masks per layer. Cost competitive with NAND flash (4 critical masks)? Compete with NAND performance and power? High program current, 3D diode selectors not as good as transistor selectors. 40 BL1BL2BL3 WL1 WL2 WL3 USP: Dense. Targets data and code storage markets. Ref: [1] E. Harari, SanDisk Investor Day, Aug [2] D. Kau, et al., IEDM 2009 [3] W. Parkison, US Patent Appln [4] S. Lai, IEDM 2008

3D Stacked 1T-manyR Architecture Advantages of transistor selectors, but higher density than 1T-1R  More suited for storage. Low number of lithography steps Key Issues: Sneak leakage. Reach high array efficiency and NAND-like cost per bit? Performance and power consumption competitive with NAND flash? 41 USP: Dense + Low number of litho steps. Targets code and data storage markets. Ref: H. S. Yoon, et al., VLSI 2009.

Wish-list for a RRAM Architecture 3D stackable with few critical litho steps (<5 for 10 memory levels) Selector with negligible leakage ( 15nm node) and bipolar/unipolar capability. No sneak leakage. Performance and power significantly better than NAND flash memory Is such an architecture possible? 42 Yes, NuPGA TM Corporation will present its NuRRAM TM technology sometime next year (in stealth mode now).

Market Opportunities 43 Data Storage Market (2010): $22B Applications: Cell-phones, tablets, computers USP vs. incumbent: Endurance, Performance NuRRAM, 3D Stacked 1D-1R, 3D Stacked 1T-manyR Code Storage Market (2010): $5.5B Applications: Computers, Cell- phones USP vs. incumbent: Density, Scalability 3D Stacked 1D-1R, 1T-1R, 3D Stacked 1T-manyR, NuRRAM Embedded NVM Market (2010): $4.5B Applications: Microcontrollers, FPGAs, others USP vs. incumbent: Easy to embed 1T-1R

Late 1960s-early 1970s: Forming, filamentary model, switching summary of 10 different transition MeO x where Me is Ti, Ta, Zr, V, Ni, etc 1960s: Switching observed Intellectual Property Patents, if any, on basic switching concepts, have expired. Good patents on more advanced concepts exist (eg) Pt-replacement approaches, array architectures, doping, etc. Can engineer around many of these. IP scenario for RRAM a key advantage. Other resistive memories have gate-keepers (eg) Basic patents on PCM, CB-RAM, STT-MRAM from Ovonyx, Axon Technologies, Grandis

Outline Introduction Mechanism Switching Optimization Array Architectures and Commercial Potential Risks and Challenges Conclusions 45

Risks and Challenges Business risk: Competing with high-volume flash memory technologies. Technology risks: RESET current scaling a function of current compliance, not device area. How low can it go with acceptable retention? Array architecture Forming 46

Outline Introduction Mechanism Switching Optimization Array Architectures and Commercial Potential Risks and Challenges Conclusions 47

Conclusions Simple materials. Excellent switching + good retention possible. Mechanism: Oxygen vacancy filaments Many techniques to optimize switching such as materials engg. of top electrode and RRAM, transient current control Markets: - Data storage ($22B)  NuRRAM, 3D stacked 1D-1R and 1T-manyR - Code storage ($5.5B)  3D stacked architectures, 1T-1R - Embedded NVM ($4.5B)  1T-1R attractive if no forming 48 My take: Exciting and interesting technology. But will RRAM change the world? Too early to say… Top electrode Bottom electrode Transition Metal Oxide

PS: What’s all this “Memristor” stuff the press is going gaga about? 49

Analogy: The RRAM as a Memristor V(t) = M(q(t)) I(t) M(q(t)) = V(t) = d(Flux)/dt = d(Flux) 50 Resistance value of RRAM = function of charge that has flown through it dq/dt dq I(t) Ref: J. Yang, et al., Nature Nanotechnology, 2008.

Thank you for your attention! 51

Backup Slides 52

Doping elements with +3 oxidation state into metal oxides with +4 oxidation state Al in HfO 2  Al replaces Hf in lattice, oxygen vacancies produced More oxygen vacancies  supposedly uniform conductive filaments 53 Ref: B. Gao, et al., Symp. on VLSI Technology, 2009.

Impact of interface layers Ti interface layer in HfO 2 RRAM. Ti  getters oxygen  vacancies in HfO 2. Forms TiN/TiO x /HfO 1.4 /TiN device. Vacancies  reduce forming voltage and improve switching yield. Some of the best switching characteristics reported to date for RRAM. 54 TiN HfO x Ti ParameterResults FORM3V SET/RESET voltages<2V RESET current25uA possible Switching time10ns Endurance>10 6 cycles Retention at 85 o C10 years As constructedOn XPS analysis Ref: H. Y. Lee, et al., IEDM 2008