M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

Slides:



Advertisements
Similar presentations
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
GCT Source Card Status John Jones Imperial College London
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
ESODAC Study for a new ESO Detector Array Controller.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Update on Electronics for the SSL 8” Ceramic Detector Matt Andrew, Kurtis Nishimura, Gary S. Varner University of Hawai’i 28-MAR-2012 Discussion 1.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Future DAQ Directions David Bailey for the CALICE DAQ Group.
Booster Cogging Upgrades Craig Drennan, Kiyomi Seiya, Alex Waller.
CaRIBOu Hardware Design and Status
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
23 October 2003Martin Postranecky, UCL CALICE CERC Testing Page 1 PRODUCTION BOARDS TESTING 1)9x PCBs 2)16x SCSI each = 144x Connectors 3)~ 70x SCSI Cables.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
CMS FED Testing Update M. Noy Imperial College Silicon Group.
24th October 2003 M. Noy, Imperial College London0 M. Noy FED Project Status.
12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Specifications Asic description Constraints Interface with PDM board Planning Summary.
CALICE Readout Board Front End FPGA
Clock & Control Card Status 29 July Martin Postranecky/Matt Warren
PRODUCTION BOARDS TESTING
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
Clock & Control Card Status 29 July Martin Postranecky/Matt Warren
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
PRODUCTION BOARDS TESTING
Trigger issues for the CALICE beam test
RPC Electronics Overall system diagram Current status At detector
Custom Mezzanine for the MTF7 Processor
Presentation transcript:

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007

M. Noy. Imperial College London Overview I Adapter Card: Connector interface 3x 0.05” pitch IDC header 80 way each 65 Upstream pairs (away from PC) 49 downstream pairs (towards PC) 6 pairs spare LVCMOS to LVDS drivers used to reduce pin count 4V linear regulator from 5V

M. Noy. Imperial College London

Overview II Board synchronisation interface Allows boards to function as master or slave 4 output clocks 1 input clock 4x data interface 2 send and 2 receive each System will support max. of 4 slaves Laser interface 8x TTL send 8x TTL receive

M. Noy. Imperial College London

Overview III Trigger interface Supposed to replace NIM crate + associated 2x PMT interfaces using fast op-amp Comparator DAC Prototype doesn’t work Sarah did the layout anyway whilst I was on holiday If there’s space (and it works) move to 3 to increase flexibility

M. Noy. Imperial College London

Layout

M. Noy. Imperial College London Status & To do Currently Quotation requested yesterday Part procurement about 60% done To Do Check interface to Vladimir’s board Make trigger work + Add channel Silk screen

M. Noy. Imperial College London To do

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com. Inc. All rights reserved.