LAV firmware status Francesco Gonnella Mauro Raggi 10 th October 2012 TDAQ Working Group Meeting.

Slides:



Advertisements
Similar presentations
LAV front-end board test
Advertisements

LAV front-end board test Francesco Gonnella, Mauro Raggi Photo Veto Working Group 1 April Francesco Gonnella - Laboratori Nazionali di Frascati.
LAV tests at CERN Francesco Gonnella TDAQ Commissioning 16 April Francesco Gonnella - Laboratori Nazionali di Frascati.
LAV trigger primitives Francesco Gonnella Photon-Veto Working Group CERN – 09/12/2014.
Status of the  ee analysis Mauro Raggi, LNF INFN 29 th August 2013 NA48/2 rare decay session NA62 Collaboration meeting Liverpool.
Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.
LAV contribution to the NA62 trigger Mauro Raggi, LNF ONLINE WG CERN 9/2/2011.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
LAV firmware status Francesco Gonnella Mauro Raggi 23 rd May 2012 TDAQ Working Group Meeting.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
HIMALAYA Test Review 16/12/2013 STI Deliverables: D4.1, D4.2 and D4.5.
G.Bencivenni LNF/INFNMuon Meeting 21-October-2002 Status Report on triple-GEM detector M.Alfonsi 1, G. Bencivenni 1, W. Bonivento 2,A.Cardini 2,C. Deplano.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
TDCB Status report Bruno Angelucci, Stefano Venditti NA62 meeting, 14/12/2011.
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Overview, remarks, lamentations, hope and despair M. Sozzi TDAQ WG meeting CERN - 4 June 2013 Introduction, news and appetizer.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Introduction to TEL62 (common) firmware M. Sozzi Pisa - January 30/31, 2014.
The FPGA based Trigger and Data Acquisition system for the CERN NA62 experiment Bruno Angelucci Physics Department University of Pisa INFN Pisa on behalf.
Trigger matched firmware Top Level block diagram 4ch 3.2gbps deserializer “Test Assembly 1” Module Latency buffer 1GB DDR2 DRAM a.c.r The GTKRO.
TEL62 AND TDCB UPDATE JACOPO PINZINO ROBERTO PIANDANI CERN ON BEHALF OF PISA GROUP 14/10/2015.
LAV firmware status Francesco Gonnella Mauro Raggi 28 th March 2012 TDAQ Working Group Meeting.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
Progress on Pixel Region Optimization and SystemVerilog Simulation Phase 2 Pixel Electronics Meeting – Progress on Pixel Region Optimization and SystemVerilog.
SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.
“TALK board status” R.Fantechi, G.Lamanna & D.Gigi (CERN)
L0 trigger update Bruno Angelucci INFN & University of Pisa.
LAV L0 trigger primitives Mauro Raggi, Francesco Gonnella TDAQ Working Group.
Many LAV stations in digital trigger Francesco Gonnella Photon-Veto Working Group CERN – 03/02/2015.
Status of LAV electronics commissioning Mauro Raggi, Francesco Gonnella Laboratori Nazionali di Frascati 1 Mauro Raggi - Laboratori Nazionali di Frascati4.
R. Fantechi 2/09/2014. Milestone table (7/2014) Week 23/6: L0TP/Torino test at least 2 primitive sources, writing to LTU, choke/error test Week.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
LAV electronics status report Mauro Raggi and Francesco Gonnella TDAQ meeting NA62 Collboration Meeting 1-5 September 2014 Ferrara.
V.Duk, INFN Perugia1 CHOD/NHOD status Viacheslav Duk, INFN Perugia Ferrara,
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Trigger Gigabit Serial Data Transfer Walter Miller Professor David Doughty CNU October 4, 2007.
V.Duk, INFN Perugia1 CHOD TDAQ status and rates Viacheslav Duk, INFN Perugia On behalf of the CHOD working group.
Straw (T)DAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
Gianluca Lamanna TDAQ WG meeting. CHOD crossing point two slabs The CHOD offline time resolution can be obtained online exploiting hit position.
K + → p + nn The NA62 liquid krypton electromagnetic calorimeter Level 0 trigger V. Bonaiuto (a), A. Fucci (b), G. Paoluzzi (b), A. Salamon (b), G. Salina.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
A. Salamon - TDAQ WG Pisa 27/03/ Lkr/L0 Trigger V. Bonaiuto, N. De Simone, L. Federici, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Level-zero trigger status
LAV front-end and readout status
The LAV primitive generator
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
G.Lamanna (CERN) NA62 Collaboration Meeting TDAQ-WG
From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :
R. Piandani2 , F. Spinella2, M.Sozzi1 , S. Venditti 3
Status of the Beam Phase and Intensity Monitor for LHCb
TDCB status Jacopo Pinzino, Stefano Venditti
Data Acquisition System for Gamma-Gamma Physics at KLOE
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Data Acquisition System for Gamma-Gamma Physics at KLOE2
Presentation transcript:

LAV firmware status Francesco Gonnella Mauro Raggi 10 th October 2012 TDAQ Working Group Meeting

LAV trigger generator  High and Low threshold crossing association and slewing correction  Constant offset  Event reconstruction  High and Low threshold crossing association and slewing correction  Recognition of the end of the 6.4 μs time frame (EoF)  Output data (corrected times and EoF) written on a 32-bit fifo  Error on FIFO L/H full 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy2 to TRIG FIFO From OBTRIG FIFO 64 blocks (128 FIFOs) End-of-Frame signal

10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy3 LAV trigger generator inside PP  Input data is read from the OBTRIG fifo;  Data is elaborated from TRIGGEN module  Output data is written to TRIG fifo

LAV-PP output data format  Data sent from each PP (TRIG fifo) to SL is formatted as following:  Data is composed of 2x 32-bit words, the first starting with “10”  The End of Frame is 1 word starting with “11”  For example: 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy4

Test with fake data on TDSPY 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy5  Fake data was written into the OB via TDSPY  The output data was read out from the TRIG fifo  Data matched the Modelsim simulations  We programmed the four PP-FPGAs with LAV specific firmware

Test with data from LAV FEE 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy6 Problem with TDC noise under study

Failure in 1/4 DDR-test The LAV trigger generator module takes a large amount of resources, so we want to be sure that its integration does not compromise the proper functioning of the whole firmware.  We tried a DDR test on the LAV PP-firmware. It resulted in error in PP0 but was successful in PP1, PP2, and PP3 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy7

LAV SL firmware  Event time merging and primitive generation  Merge event times from the 4 PPs  Group together events within a programmable time cluster (5 ns)  Evaluate the average of the clusters, obtaining primitive times  Sort primitive times  Produce trigger primitives according to MTP assembler format  Error on primitive lost 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy8

LAV primitive-merger integration on SL 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy9 We are ready to integrate LAV SL-firmware in order to test it on the TEL62.

Conclusions  Status:  We have a working version of the PP firmware performing High and Low threshold-crossing association and slewing correction  PP LAV-specific firmware has been successfully integrated into common firmware  Tests have been performed successfully on TEL62  We have a working version of the SL firmware ready to be integrated  Works at 160 MHz frequency with reasonable (10%) resource utilization  Can handle up to 32 trigger primitives with a fixed latency of about 1.3 μs  Things to do:  Integrate LAV firmware into SL common firmware  Test the complete LAV-specific firmware (PP and SL) 10 October 2012Francesco Gonnella - I.N.F.N. - Laboratori Nazionali di Frascati - Italy10

Thank you for your attention 10 October