Critical Design Review March 13, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

STAR Pixel Detector Phase-1 testing. 22 Testing interrupted LBNL-IPHC 06/ LG Lena Weronika Szelezniak born on May 30, 2009 at 10:04 am weighing.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.
Wireless Terminal and PC Interface Using VLSI EE451 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 12/11/01.
P08009 Audible Memo Board Phase II Friday, February 22, 2008 P08009: Audible Memo Board Phase II Sponsor: Dr. Hopkins Advisor: Professor Slack Jon GosligaElectrical.
1 Autonomously Controlled Vehicles with Collision Avoidance Mike Gregoire Rob Beauchamp Dan Holcomb Tim Brett.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
Introduction We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor: Steven Gutschlag April 4, 2000 Senior Project Status Report 2.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Requirements Analysis Lecture #3 David Andrews
Team GPS Rover Alex Waskiewicz Andrew Bousky Baird McKevitt Dan Regelson Zach Hornback.
Coordinate Based Tracking System
Remote Activation of Appliances Using USB Interfaces Vanessa Cox Chris Hydak Kaori Wada.
Final Presentation May 6, 2004 Justin Akagi - EE 396 Marcus Suzuki - EE 496 Brent Uyehara - EE 496 TURFPro.
Proposal Presentation February 16, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
EE 1106: Introduction to EE Freshman Practicum
Lab IV Lecture 1 Course Overview Introduce Step 1 Course Web Page
EDA385 Project Presentation The Sound Disguiser. Overview Sample input audio Read input from the rotary encoder Process the audio due to choosen mode.
Alex Apel Stephen Rashid Justin Robinson. Overview System Architecture PC Software Design Block Diagram GUI Design Digital Hardware Design Description.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
Lab IV Lecture 1 Course Overview Introduce Step 1 Course Web Page:
A N DY Status Commissioning with colliding beams (p  +p  at  s=500 GeV) L.C.Bland, for AnDY 5 April 2011 Time Meeting, BNL.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
Fast Fault Finder A Machine Protection Component.
April 16, 2009Craig Drennan, AD/Proton Source/Booster1 Upgrading Electronics for the LLRF Electronics Design Efforts Craig Drennan, April 16,2009.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
String-18 Development Workshop, Overview Azriel Goldschmidt AMANDA/ICECUBE Collaboration Meeting Berkeley March 2002.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Water Flow GROUP A. Analogue input voltage results: Motor Input voltage( V) pin 12 Analogue input voltage (V) Display number
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Preliminary Design Review Noise Cancelation Device Peter Gordon, Zach Rohde, Aman Sanghera, Andrew Taylor, and Tanner Brunhoeber.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
TPC electronics Status, Plans, Needs Marcus Larwill April
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
A Fast Hardware Tracker for the ATLAS Trigger System A Fast Hardware Tracker for the ATLAS Trigger System Mark Neubauer 1, Laura Sartori 2 1 University.
CAPS FID Interface Board Midterm Presentation I Odai Ali James Owens Joshua Roybal.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
USBPix Readout System using FE-I4/A Chip Status Update: ToT calibration and Finalization of Tuning Procedure Jimin Kim and Austin Piehl Department of Physics.
CALICE Readout Board Front End FPGA
14-BIT Custom ADC Board Rev. B
Tracker TriP-t Test Stand
Data Handling Processor v0.1 First Test Results
Muon Recording Studies and Progress for the MICE Tracker
14-BIT Custom ADC Board JParc-K Collaboration Meeting
Comprehensive Design Review
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
CALICE Readout Front End FPGA Development
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
Chad Nickell Sean Martin Chris Rothe Daniel Shay
FIGURE 1: SERIAL ADDER BLOCK DIAGRAM
Read Out and Data Transmission Working Group
Design Principles of the CMS Level-1 Trigger Control and Hardware Monitoring System Ildefons Magrans de Abril Institute for High Energy Physics, Vienna.
Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla
ECE 477 DESIGN REVIEW TEAM 14  SPRING 2010
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

Critical Design Review March 13, 2004 Justin Akagi EE 396 Marcus Suzuki EE 496 Brent Uyehara EE 496

Overview Project Objective Overview of Project Block Diagram Detailed Description of Modules Potential Problems Timeline

Project Objective To evaluate the triggering capability of the STRAW3 chip used in the ANITA project and develop a servo-loop for dynamically adjusting the trigger threshold.

Background Information ANITA will examine completely new kinds of energetic particles: neutrinos. “Neutrinos are the only known ultra-high- energy particles that are able to reach the earth unabsorbed cosmological distances.”

Background Information

Problem Details We must sample data over 256 channels. It is impractical to record this data continuously because it would result in data rates on the order of terabytes/second. To achieve manageable data rates, we should only record sample data during actual neutrino events. To do this, we must be able to adjust the trigger threshold to recognize events.

Approach Debug STRAW3 trigger interface on the RFCeval board –Complete Firmware schematics –Load and successfully trigger with a parallel to serial readout –Document RFCeval trigger operation –Measure trigger threshold curves Put together a servo-loop (feedback loop) –Understand scalar feedback variable –Specify the testing protocol –Code/evaluate control loop

Block Diagram comparator

Buffer Amplifier Calibration Curves

Buffer Amplifier Response Time R=10k R=22k R=100k

DAC Control

DAC Load

Parallel to Serial Load

Parallel to Serial Simulation

Potential Problems Software Gremlins Hardware Gremlins Xilinx demons Not enough time –Only 24 hours in a day –Only 7 days in a week –Only 6 weeks left to finish Logical flaws Unforeseen problems Bad Timing

Timeline JanuaryFebruaryMarchApril Learn and get familiar with Xilinx and STRAW3 Parallel to serial readout Document RFCeval trigger operation Measurement of trigger threshold curves DAC scan [o-scope] ADC read-out Set reasonable V th & read-out scalers Adjust discriminator output width Control loop

Possible Deliverables Triggering capability for the STRAW3 chip IEEE or Nuclear Instr. and Methods paper

Thank You!