EEE324 Digital Electronics Ian McCrumRoom 5B18, 02890366364 Lecture 5: Software for.

Slides:



Advertisements
Similar presentations
Minimization of Circuits
Advertisements

CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ELEC Digital Logic Circuits Fall 2008 Logic Minimization (Chapter 3) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Basics: Digital Logic. F(x,y) = x.y F(x,y) = x.y + x'.y'
Two-Level Logic Synthesis -- Heuristic Method (ESPRESSO)
Logic Synthesis 2 Outline –Two-Level Logic Optimization –ESPRESSO Goal –Understand two-level optimization –Understand ESPRESSO operation.
EDA (CS286.5b) Day 15 Logic Synthesis: Two-Level.
Chapter 3 Simplification of Switching Functions
CMPE100 – Logic Design Tracy Larrabee – Winter ‘08 CE 100 Intro to Logic Design Tracy Larrabee –3-37A E2 (9-3476) –
Give qualifications of instructors: DAP
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.

Winter 2014 S. Areibi School of Engineering University of Guelph
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Exact Two-level Minimization Quine-McCluskey Procedure.
ECE 667 Synthesis and Verification of Digital Systems
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization I.
Lecture 6 Karnaugh Map. Logic Reduction Using Karnaugh Map Create a Karnaugh Map Circle (2, 4, 8..) 1’s. OR the minterm generated by each loop.
Digital Logic & Design Vishal Jethava Lecture 12 svbitec.wordpress.com.
EEE324 Digital Electronics Ian McCrumRoom 5B18, Lecture 4: Boolean Algebra.
B-1 Appendix B - Reduction of Digital Logic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
2-Level Minimization Classic Problem in Switching Theory
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
2-Level Minimization Classic Problem in Switching Theory Tabulation Method Transformed to “Set Covering Problem” “Set Covering Problem” is Intractable.
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Two Level and Multi level Minimization
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
ICS 252 Introduction to Computer Design Lecture 10 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
2-1 Introduction Gate Logic: Two-Level Simplification Design Example: Two Bit Comparator Block Diagram and Truth Table A 4-Variable K-map for each of the.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect15: Heuristic Two Level Logic.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Multiple Output SOP Minimization. Multiple-Output Minimization Frequently, practical logic design problems require minimization of multiple-output functions.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 15: March 4, 2002 Two-Level Logic-Synthesis.
ELEC Digital Logic Circuits Fall 2015 Logic Minimization (Chapter 3) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.
Copied with Permission from prof. Mark PSU ECE
4 October, of 15 EEE515J1 Combinational Logic: Truth tables to equations Ian McCrumRoom 5D03B Tel: voice.
Prof. Hsien-Hsin Sean Lee
1 Implicant Expansion Methods Used in The BOOM Minimizer Petr Fišer, Jan Hlavička Czech Technical University, Karlovo nám. 13, Prague 2
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Boolean Functions 1 ECE 667 ECE 667 Synthesis and Verification of Digital Circuits Boolean Functions Basics Maciej Ciesielski Univ.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
ICS 252 Introduction to Computer Design Lecture 8- Heuristics for Two-level Logic Synthesis Winter 2005 Eli Bozorgzadeh Computer Science Department-UCI.
ELEC Digital Logic Circuits Fall 2014 Logic Minimization (Chapter 3)
CSC205 Jeffrey N. Denenberg Lecture #5
ECE 2110: Introduction to Digital Systems
Lecture 5 Topics Canonical or Standard Forms of Functions
ECE 3110: Introduction to Digital Systems
Plotting functions not in canonical form
CS 352 Introduction to Logic Design
EEL 3705 / 3705L Digital Logic Design
ICS 252 Introduction to Computer Design
Instructor: Alexander Stoytchev
EE4271 VLSI Design Logic Synthesis EE 4271 VLSI Design.
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
CSE 370 – Winter 2002 – Logic minimization - 1
Quine-McClusky Minimization Method
332:437 Lecture 3 Hardware Design Methodology and Advanced Logic Design Hardware design.
ECB2212-Digital Electronics
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
ICS 252 Introduction to Computer Design
Presentation transcript:

EEE324 Digital Electronics Ian McCrumRoom 5B18, Lecture 5: Software for Digital Logic

Logic Minimisation Karnaugh Maps show graphically all places were the logic adjacency theorem can be applied. There is also a tabular method known as the Quine McClusky algorithm. It builds exhaustive lists of – Implicants ( a group on a Kmap that contains 1s) – Prime impliants (a group not completely within another larger group) – Essential Prime implicants (contains terms not completely within another larger group) The method then selects the best set of terms to “cover” all the ones required. The EPIs and an optimum subset of PIs. There is an old DOS package called McBoole that can do QM efficiently for up to 16 inputs.

Limitations of the software Both Kmaps and QM work on individual product terms, combining candidates to from implicants of fewer and fewer variables In very large problems it is impractical to extract the set of canonical product terms. A 100 input problem would have 2^100 possible input patterns (though we would work with less than half this number it is still a large number) 1024 is 2^10, megabits=2^20 and gigabits 2^30 i.e a billion. 2^100 is a thousand billion billion gigabits

ESPRESSO Software Rather than expanding to a minterm list, this software examines logic terms looking for reductions It may not find the best solution, it should find a “near-optimal” one. In practice it does badly on small problems where exhaustive solution is viable. It (and McBoole) accepts inputs in a special form known as the BLIF. The Berkely Logic Interface Format.

The SIS suite of software As well as logic minimisation we need to automatically generate sequential systems, this also needs computers for big problems.] The Sequential Interactive Synthesis package of programs contains ESPRESSO and other s/w. It is from Berkely University and available on the web. The ESPRESSO software is an example of a HEURISTIC algorithm; it guesses and searches, uses previous search results and stops when it thinks it is near enough… The algebra is complex, uses cubes, sharp functions and a process of partial expansions, irredundant cover and reduction, the text “Logic Minimisation algorithms for VLSI synthesis” in the library covers the theory (well beyond the course) Of interest is that parts of this software are found in commercial logic design systems.

Example of the PLA format of the BLIF The input part has 0,1,x for each input variable of the function. The 0 and 1 mean that the product term applies when this variable is 0 or 1. The x means that the product term applies when this variable is 0 and 1. The output part contains 0,1,d for each output variable. A don’t care d term is useful if minimising across multiple outputs..i 3 ; only 1 space.o 4 ; between items 10x 101 ; unless a comment x x x x 101

More complex example (SIS) From:

Output of SIS

McBoole and Sis are on my website We will not run McBoole or SIS this year. They require either linux or an early version of windows They can be run using emulation or virtualisation technology such as dosbox? or Virtualbox