Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, 47907-2035 Mixed Integer Programming Models.

Slides:



Advertisements
Similar presentations
MIP-based Detailed Placer for Mixed-size Circuits Shuai Li, Cheng-Kok Koh ECE, Purdue University {li263,
Advertisements

1 Chapter 11 Here we see cases where the basic LP model can not be used.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Progress in Linear Programming Based Branch-and-Bound Algorithms
Water Resources Development and Management Optimization (Integer Programming) CVEN 5393 Mar 11, 2013.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
1 Logic-Based Methods for Global Optimization J. N. Hooker Carnegie Mellon University, USA November 2003.
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Branch and Bound Algorithm for Solving Integer Linear Programming
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography H. Tian, Y. Du, H. Zhang, Z. Xiao, M. D.F. Wong Department of ECE,
Hsiu-Yu Lai Ting-Chi Wang A TPL-Friendly Legalizer for Standard Cell Based Design SASIMI ‘15.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
LP formulation of Economic Dispatch
Daniel Kroening and Ofer Strichman Decision Procedures An Algorithmic Point of View Deciding ILPs with Branch & Bound ILP References: ‘Integer Programming’
(Not in text).  An LP with additional constraints requiring that all the variables be integers is called an all-integer linear program (IP).  The LP.
Decision Procedures An Algorithmic Point of View
Confidentiality Preserving Integer Programming for Global Routing Hamid Shojaei, Azadeh Davoodi, Parmesh Ramanathan Department of Electrical and Computer.
Global Routing.
1 Outline:  Outline of the algorithm  MILP formulation  Experimental Results  Conclusions and Remarks Advances in solving scheduling problems with.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
MILP algorithms: branch-and-bound and branch-and-cut
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Method of Column Generation Used in IP Jan Pelikán, Jan Fábry ___________________________________________________________________________ MME 2004, Brno.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Quadratic VLSI Placement Manolis Pantelias. General Various types of VLSI placement  Simulated-Annealing  Quadratic or Force-Directed  Min-Cut  Nonlinear.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
Column Generation By Soumitra Pal Under the guidance of Prof. A. G. Ranade.
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
Branch-and-Cut Valid inequality: an inequality satisfied by all feasible solutions Cut: a valid inequality that is not part of the current formulation.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
Branch and Bound Algorithms Present by Tina Yang Qianmei Feng.
Chapter 2. Optimal Trees and Paths Combinatorial Optimization
EMIS 8373: Integer Programming Column Generation updated 12 April 2005.
System in Package and Chip-Package-Board Co-Design
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
CSE 144 Project. Overall Goal of the Project Implement a physical design tool for a two- row standard cell design
Chapter 6 Optimization Models with Integer Variables.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Water Resources Development and Management Optimization (Integer and Mixed Integer Programming) CVEN 5393 Mar 28, 2011.
Lecture 11: Tree Search © J. Christopher Beck 2008.
Technology Migration Technique for Designs with Strong RET-driven Layout Restrictions Xin Yuan, Kevin McCullen, Fook-Luen Heng, Robert Walker, Jason Hibbeler,
EMGT 6412/MATH 6665 Mathematical Programming Spring 2016
Introduction to Operations Research
Chapter 6. Large Scale Optimization
EE5780 Advanced VLSI Computer-Aided Design
Matteo Fischetti, University of Padova
Chapter 6. Large Scale Optimization
Discrete Optimization
Presentation transcript:

Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models for Detailed Placement ISPD’12

Outline Introduction Mixed Integer Programming MIP Models for Detailed Placement Experimental Results Conclusion

Introduction Placement for standard-cell circuits global placement legalization detailed placement Objective for detailed placement: Minimize HPWL (Half-perimeter wirelength) Discrete optimization problem with solution space O(n!), where n is the number of cells In a more general case when m sites would be left empty after all the n cells are placed, the number of all the possible permutations would be (m + n)!/m!.

Sliding Window Technique Divide and conquer Partition the whole chip into overlapping windows Enumeration or MIP approach for each window Mixed Integer Programming (MIP) approach Constrained optimization problem Linear objection function Linear constraints Integer variables Formulate the detailed placement of cells in each window into a MIP problem, solved with branch-and-cut technique Widely applicable branch-and-price technique Used for solving the model derived from the Dantzig-Wolfe decomposition

Branch and Bound On MIP Branch-and-cut Constraints or cuts that are valid for MIP but are violated by relaxed LP solution are added at every node of the branch-and- bound tree, and the relaxed LP is solved again after the addition. Branch-and-price Usually applied in solving the Master Problem (MP) derived from Dantzig-Wolfe decomposition

MIP Models for Detailed Placement In detailed placement for standard cell circuits, a large number of small logical elements called cells are to be placed in the placement region with rows of discrete locations, called sites, that are uniformly placed. Each standard cell uniform height different widths Each sites uniform-width, uniform-height The objective of detailed placement is to minimize the total wirelength of all the nets.

MIP Model Rows and columns of sites in each rectangular sliding window Uniform-height cells occupying integral number of contiguous sites (x c, y c ): the centroid of cell c nets connecting pins located on different cells (u n x, l n x, u n y, l n y ): the bounding box for net n

S Model Model base on site-occupation variables p crq whether cell c occupies the site at row r and column q

RQ Model Model based on row-occupation and column-occupation variables: whether cell c occupies row r whether cell c occupies column q

RQ Model

site occupation constraint different with S Model Advantage: fewer binary occupation variable the RQ Model: O(|C| (|R| + |Q|)) the S Model: O(|C| |R| |Q|) Disadvantage: more constraints Added O(|C| 2 |R| |Q|) constraints

SCP Model Independent constraints for cell c defines a set of single-cell-placement patterns that cell c is legally placed in the window each pattern can be described with the vector of x c, y c, p crq

SCP Model Model based on binary single-cell-placement (SCP) variables:

SCP Model Advantages: fewer binary variables for cell c |R|(|Q|-w c +1) Branch-and-cut for solving the SCP Model

Experimental Results Implemented with CPLEX The original placement result is generated by the routability- driven placer proposed in [25]. 2-row windows and 8-row windows with different numbers of cells Tolerance time: 40s In a window, if originally some cells are not completely located inside the window those cells are considered fixed and not included in C. If some nets in N have pins outside the window projected onto the nearest point in the window to form a fixed pseudo pin.

Conclusion Two new MIP models for detailed placement the RQ Model with fewer integer variables the SCP Model derived from the Dantzig-Wolfe decomposition more efficient than the S Model and the existing branch-and- price model with single-net-placement variables results in better placement solutions in terms of HPWL, routed wirelength, and number of vias