IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.

Slides:



Advertisements
Similar presentations
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
Advertisements

Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
DC CIRCUIT ANALYSIS: NODE AND MESH METHOD Current Sources AND Source Conversions Current Sources in Parallel AND Series Branch-Current Analysis Mesh Analysis.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Ch.1 – WANs and Routers CCNA 2 version 3.0 Rick Graziani Cabrillo College.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
Jui-Hung Chien Hao Yu Ruei-Siang Hsu Hsueh-Ju Lin Shih-Chieh Chang Package Geometric Aware Thermal Analysis by Infrared- Radiation Thermal Images DATE’14.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
EMBEDDED SYSTEMS ON PCI. INTRODUCTION EMBEDDED SYSTEMS PERIPHERAL COMPONENT INTERCONNECT The presentation involves the success of the widely adopted PCI.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
1 IBIS 4.1 Macromodel Library for Simulator-independent models DesignCon East 2005 Current Status - IBIS 4.1 Macro Library for Simulator Independent Modeling.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Mesh Analysis Introducing Supermeshes!!!. Mesh Analysis A mesh is a loop with no other loops within it; an independent loop. Mesh analysis provides another.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
Lesson 6: Current Sources Source Conversion
IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Interconnect Terminal Mapping Figures 30 Sep
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
IBIS 6.2 Editorial Resolutions
EKT101 Electric Circuit Theory
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
DIGITAL CALCULATOR USING 8051
IBIS [Model Selector] Improvement Proposal
IBIS Specification Roadmap
Nodes, Branches, and Loops
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Chapter 7 Co-simulation of chip, package and board
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13

Overview Ports is Terminals EMD IBIS Component IBIS Component Decisions Conclusion 2

Ports is Terminals We need to agree that we are now going to use the words “Terminal” (pl. “Terminals”) to describe the terminal nodes of an IBIS-ISS subckt call and S element Touchstone file. 3

EMD We have all agreed that the current EMD draft accurately describes the external and internal Terminals of an EMD. We have all agreed that in the current EMD draft the Model Interconnect Protocol (MIP - Interconnect Branches) accurately describes the terminal nodes of any IBIS-ISS subckt call and S element Touchstone file required by IC Vendors and Users, and that can be used by EDA Vendors to generate required simulations. Decisions: –In coupled (crosstalk) interconnect models should we support: All connections treated as both victim and aggressor. Only specific connections can be treated as victim. 4

IBIS Component We all agree that there are Pin, Die-Pad and Buffer Terminals We all agree that there needs to be a mechanism to define additional Supply Die-Pads 5

IBIS Component - Decisions Will we enhance IBIS to allow two pins be connected to a single Die-Pad? Will we enhance IBIS to allow stacked memory die? Will we enhance IBIS to allow >1 die chips (without treating them as one die chip)? Will we enhance IBIS to define a bare die IBIS Component? –Do we allow a new keyword [Die Pad] to replace [Pin]? –Do we define a “Bare Die” Component as follows? Same number of die pads as pins. The EDA tools shall treat each corresponding pin and die pad terminals as if there was a 0.0 Ohm resistor between them. 6

IBIS Component - Decisions Which of the following methods will we use to describe IBIS Component Packages? –BIRD 125 –MIP containing Interconnect Branches similar to that described in EMD Which of the following methods will we use to describe IBIS Component On-Die Interconnect? –BIRD 145 –MIP containing Interconnect Branches similar to that described in EMD Will we allow the following Precedence for Package and On-Die Interconnect models? –Pin –Model –Component 7

IBIS Component - Decisions In coupled (crosstalk) interconnect models should we support: –All connections treated as both victim and aggressor. –Only specific connections can be treated as victim. 8

Conclusion Before we can proceed, we need to Decide. How are we going to make these Decisions. 9