On-chip inductance and coupling Zeynep Dilli, Neil Goldsman Thanks to Todd Firestone and John Rodgers for providing the laboratory equipment and expertise.

Slides:



Advertisements
Similar presentations
Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
Advertisements

ENE 428 Microwave Engineering
EKT 441 MICROWAVE Communications
On-chip Inductors: Design and Modeling UMD Semiconductor Simulation Lab March 2005.
Law of Electromagnetic Induction
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
Cutnell/Johnson Physics 8th edition
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
EEE340Lecture : Inductances and Inductors L is the inductance of the circuit. It depends on the shape of the circuit. A circuit that has inductance.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Interconnect Network Modeling Motivation: Investigate the response of a complex interconnect network to external RF interference or internal coupling between.
EM-sensitive components on semiconductor chips Modern RF circuits often feature on-chip inductors required by circuit design –Operating frequencies are.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Lecture 24: Interconnect parasitics
Microwave Interference Effects on Device,
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
SISPAD ’06 A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman,
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
LDMOS for RF Power Amplifiers
『Microwave Device』 Term Project High Q, 3D Inductors for RF-IC
Through Silicon Vias EECS713 Daniel Herr.
RF MEMS devices Prof. Dr. Wajiha Shah. OUTLINE  Use of RF MEMS devices in wireless and satellite communication system. 1. MEMS variable capacitor (tuning.
Inductance and Inductors
Self-inductance of linear conductors Section 34. To determine mutual inductance, we neglected the thickness of the linear conductors.
Radio-Frequency Effects in Integrated Circuits
ECE 424 – Introduction to VLSI Design
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.
On-Chip Inductance Extraction - Concept & Formulae – 2002
Power Lines The power transmission line is one of the major components of an electric power system. Its major function is to transport electric energy,
Lecture 6.
EM Effects on Semiconductor Devices, Gates and Integrated Circuit Interconnects Dept. of Electrical and Computer Engineering, UMCP Neil Goldsman Collaborators:
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
EE 4345 Chapter 6 Derek Johnson Michael Hasni Rex Reeves Michael Custer.
Crosstalk Crosstalk is the electromagnetic coupling between conductors that are close to each other. Crosstalk is an EMC concern because it deals with.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
EM Effects on Semiconductor Devices Gates and Integrated Circuit Interconnects Dept. of Electrical and Computer Engineering, UMCP Neil Goldsman Collaborators:
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
VLSI for 3D Integration: Modeling, Design and Prototyping Neil Goldsman Bruce Jacob George Metze Omar Ramahi Mike Khbeis, Akin Akturk, Zeynep Dilli, Xi.
Fabrication Technology(1)
Laser Treated Metallic Probes for Cancer Treatment in MRI Systems July 08, Advance Materials Processing and Analysis Center (AMPAC) Department of.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Prof R T KennedyEMC & COMPLIANCE ENGINEERING 1 EET 422 EMC & COMPLIANCE ENGINEERING.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Interconnect/Via.
Chapter 4: Secs ; Chapter 5: pp
Halliday/Resnick/Walker Fundamentals of Physics
SISPAD ’06 A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman,
Presentation Course: Power System Presented BY: M.Hamza Usman Roll No# BSEE Date: 10, November Section(B) To: Sir, Kashif Mehmood.
LUMPED ELEMENTS ECB 3211 – RF & Microwave Engineering Module - I SOURCE: RF & Microwave Handbook, CRC Press 1.
Hanyang University 1/17 Antennas & RF Devices Lab. MODERN ANTENNA HANDBOOK by CONSTANTINE A.BALANIS ch. 4.4 – Jeong Gu Ho.
Passive Integrated Elements Robert H. Caverly, Villanova University The creation of these notes was supported by a Grant from The National Science Foundation.
Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.
C.K.PITHAWALA COLLEGE OF ENGINEERING & TECHNOLOGY, SURAT
Chapter 21 Magnetic Induction and Chapter 22.9: Transformers.
Crosstalk Crosstalk is the electromagnetic coupling among conductors that are close to each other. Crosstalk is an EMC concern because it deals with the.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Lecture 6: Maxwell’s Equations
Maxwell’s Equations.
Microwave Passives Anurag Nigam.
PIN DIODE.
Magnetostatics.
A 3-D Time-Dependent Green’s Function Approach to Modeling Electromagnetic Noise in On-Chip Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk,
Capacitance and RC Circuits
Lattice (bounce) diagram
ANTENNA THEORY by Constantine A. Balanis Chapter 2.13 –
Presentation transcript:

On-chip inductance and coupling Zeynep Dilli, Neil Goldsman Thanks to Todd Firestone and John Rodgers for providing the laboratory equipment and expertise for measurements.

EM-sensitive components on semiconductor chips Modern RF circuits often feature on-chip inductors required by circuit design Operating frequencies are high enough to make this feasible Increasing circuit complexity also creates other inductive components Long transmission (bus) lines; signal/clock distribution networks…

Motivation for modeling Investigating parasitic effects Vulnerability to external EM interference Potential to create on-chip interference Radiation Substrate current System-on-a-chip RF circuits require on- chip inductors with high L, small area and high Q Automated design and speedy evaluation of geometrical tradeoffs.

Issues in modeling Semiconductor substrates are conductive  unable to treat system as metal/dielectric/ground plane New processes feature higher doping, higher conductivity Device circuits underneath metal structures display variable doping Non-uniform substrate: n+ and p+ active regions, n-wells, p-wells, lightly doped chip substrate…

Inductor modeling---theory Modeling Approach: Divide a spiral inductor into segments and treat each current segment separately. L kk =self-inductance (external+internal) of segment k Sources: Frequency-dependent current distribution within the segment and the magnetic flux linkage to the loop formed by the segment and its return current. L kl =mutual inductance between segments k and l Sources: Magnetic flux linkage of the current in the first segment to the loop formed by the second segment and its return current. Lossy substrate effect: The return current has an effective distance into the substrate; this is frequency-dependent and can be modeled as a complex distance to account for the losses. Other frequency dependency: Skin effect in the metal; current crowding in the metal

Internal self-inductance Frequency-dependent current distribution creates an internal self-impedance Solve Helmholtz Eqn. for current distribution: Obtain resistance and inductance from J:

Internal self-inductance Physical current in cylindrical conductor, f=5GHz J center  r  edge

External self-inductance Flux of magnetic field linked to surface between interconnect and its return current ; Need to define the return current path to determine the flux linkage area. If the frequency is low enough or substrate has low conductivity, the physical ground plane below the substrate is used for this purpose. But silicon substrates are not dielectric: With higher doping levels in modern process technologies to optimize the active devices on chips, the substrate conductivities rise. And our operating frequencies of interest are high.

Skin depth of semiconductor substrate Within our frequency range the skin depth will fall below our substrate thickness (around 5 GHz for p-type sub., around 2 GHz for n-well, lower for active regions)

External self-inductance ; Weisshaar et.al. showed in 2002 that an image current with a complex distance can be defined for the metal-oxide-lossy substrate system. Effective virtual ground plane distance from the signal current

Return current depth

Mutual inductance Mutual inductance: The magnetic flux created by the current on one loop linking to the area of other loop Calculate  from the magnetic vector potential and I from the current distribution; the mutual inductance between two current segments is then Frequency dependency: The signal current of a current segment and its image current both induce voltages on the “target” current segment; the distribution of the image current varies with frequency on a semiconductor substrate.

Inductor modeling---Design issues Variations in layout: Metal layer Length Number of turns Metal trace width Metal trace spacing Substrate doping Shape …

Some Results Length Variation Increasing the length of the inductor increases inductance, but leads to a decline in Q due to increasing serial resistance as well, this effect worsening at higher frequencies as skin effect increases the resistance faster than linearly with length.

Some Results Number of Turns Variation An inductor with the same length but with more turns has higher inductance, but the resistance does not rise quite so high so the detrimental effect to Q is less: Increasing the number of turns is a better way to increase inductance.

Some Results Trace Spacing Variation Narrower spacing yields a higher inductance, but will probably increase capacitive coupling between turns.

Some Results Substrate Doping Variation Overall, higher doping reduces inductance (closer return current, smaller loops) and makes it more freq-dependent (low enough doping pushes all current to bottom). Relationship between resistance and doping is not straightforward, since conductivity of substrate affects return current distribution, composition, and its frequency dependence all at the same time and these effects interact.

Inductors--- Test Chip Designed for RF-probe station measurements Manufactured through MOSIS AMIS 0.5 μm 3 Metal layers

Inductors--- Test Chip Planar inductor on substrate Planar inductor on grounded poly Planar inductor on n-well Transformer Stacked inductor on substrate RF probe tip

Inductors--- Test Chip, measurements Cascade probes used with Hewlett-Packard Network Analysis Measured: S 22

Inductors--- Test Chip, measurements

EM Coupling Test Chip 2 For RF-probe station measurements Manufactured through MOSIS AMIS 0.5 μm 3 Metal layers

EM Coupling Test Chip 2 Planar inductor NMOS 1 NMOS 2 N-wells inverter NMOS 3

On-Chip EM Coupling Coupling between On-chip Inductors Left: Results from literature and circuit model for coupled on- chip inductors Right: Our test structure for measuring coupling between inductors on different metal layers

On-Chip EM Coupling: Inductor to inductor

On-Chip EM Coupling: N-well to n-well Need substrate current analysis….