SQUARE PAD PCB DESIGN Elizabeth Starling, Jerry Collins Florida Institute of Technology High Energy Physics Lab A January 26 th, 2015.

Slides:



Advertisements
Similar presentations
1 Designing for DVI General Applications Considerations.
Advertisements

Long HQ coil drawings now available 1 Miao Yu. Dead voltage taps in TQ/LQ/HQ coils Inner layer: 24, outer layer: 12 (33 inner/23 outer per coil for TQ/LQ/HQ)
The Little Buffer PCB C3 TIP GND R4 R3 R1 R3 R2 R6K J L +V 0V –V–V A D C E F A1 A3 H BRI03 TL071 C2C1.
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
Professor Sung-Yeul Park
Ecal Connection board and Motherboard design. Connection Board Motherboard.
I.Tsurin Liverpool University 08/04/2014Page 1 ATLAS Upgrade Week 2014, Freiburg, April 7-11 I.Tsurin, P.Allport, G.Casse, R.Bates, C. Buttar, Val O'Shea,
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
1 Module and stave interconnect Rev. sept. 29/08.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Daniel Miller Joe Quesada Justine Lazo
Tests of a 10cm by 10cm triple GEM detector
Production of precise large PCB’s Introduction to the problem Achievement in collaborating with industry (Print Electronics in IL and MDT in Italy). Conclusions.
Large Cell Scope Pictures, Part II HV Gnd 1nF Large Cell Tube Anode signal Phi Cathode signal scope S1 S2 S1 S2 This is a follow-up on Richard’s measurement.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
Layout Considerations of Non-Isolated Switching Mode Power Supply
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
Designing a Circularly Polarized Antenna for EagleSat Dadija Bliudzius Embry-Riddle Aeronautical University NASA Space Grant.
Simple Layout Class 2 zzz 2011/12/16
SCANNER THOUGHTS AND DESIGNS NN Group Dmitriy Beznosko| Stony Brook.
Rate and Gain Measurements of the 1-m long GEM detector Aiwu Zhang EIC tracking R&D weekly meeting.
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
Part II: Using PCB Layout Software – Custom Component Libraries
Zeuthen, January 16, 2008 P. Colas - Micromegas panels1 Micromegas panels Status and plans D. Attié, P. Colas, X. Coppolani, M. Dixit, M. Riallot, F. Sénée,
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
Readout Board Design for Gas Electron Multiplier Detectors for Use in a Proposed Upgrade of the CMS Hadron Calorimeter Elizabeth Starling Marcus Hohlmann.
15/07/2010Rui De Oliveira1 Update on large size GEM manufacturing Rui de Oliveira.
HV connection for a Common GEM foil design Aiwu Zhang
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
PCB Traces CK Cheng CSE Dept. UCSD 1. PCB Traces 2.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
Trace connecting two pads! More than 45 degree bends Traces too close together Rule of thumb: traces at least 40 mil apart.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
Forward Calorimeter Baseplane and FC1 Layer Sum Board D. Tompkins 30 June 2015.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
 The zigzag readout board is divided into eight η-sectors; each sector has a length of ~12 cm and comprises 128 zigzag strips; zigzag strips run in radial.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.
Cost Reduction for Gas Electron Multiplier Detector Readout Boards Using Zigzag Strips Elizabeth Starling Marcus Hohlmann Kimberley Walton, Aiwu Zhang.
Saverio MINUTOLIElectronics WG - 09 June AFEC cross-talk Plots illustrating Cross-talk effect AFEC pcb investigation.
Abstract Beam Test of a Large-area GEM Detector Prototype for the Upgrade of the CMS Muon Endcap System V. Bhopatkar, M. Hohlmann, M. Phipps, J. Twigger,
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Chambers to be installed in ATLAS MSW on Small Wheel MBT0 on front-face of end-cap electromagnetic calorimeter.
1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.
Zeuthen, January 16, 2008 P. Colas - Micromegas panels1 Micromegas panels Status and plans D. Attié, P. Colas, X. Coppolani, M. Dixit, M. Riallot, F. Sénée,
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
GEM Integrated PCB readout and cooling
Preliminary PCB Design
High-Speed Serial Link Layout Recommendations –
Daniel Miller Joe Quesada Justine Lazo
How to debug PMP systems A guideline for Application Engineers
Designing a Circularly Polarized Antenna for EagleSat
Tests of a MM octant prototype towards a Micromegas TPC Polarimeter
HPS Motherboard Electronic Design
Week 2 Experimentation TS Term 2.
Study of Chinese oil-less chamber
AMS-CHESS-1 daughterboard – bonding diagram
Assembly order PCB design
Using eagle for custom hsd schematic and layout
PCB Design Preeti Mulage 03/17/2010.
From Prototype to Production with Eagle PCB Design
Presentation transcript:

SQUARE PAD PCB DESIGN Elizabeth Starling, Jerry Collins Florida Institute of Technology High Energy Physics Lab A January 26 th, 2015

FEATURES 121 square pads 9 mm x 9 mm each 10 cm x 10 cm total active area Four layers Top signal layer Middle ground layer Middle signal layer Bottom ground plane Pad design (as opposed to strips) allows for precise determination of position with minimal pads/strips. Voltage can be applied directly to the HV pads, or via a high voltage divider Vias allow routing underneath the pads on the mid-layer All signal traces connect to a single Panasonic connector Grounding between all signal traces to minimize crosstalk Two different grounding designs EIC Meeting: January 26th, 2015ELIZABETH STARLING, FLORIDA INSTITUTE OF TECHNOLOGY2

DESIGN A (GROUND TRACES) Top three rows are routed across to study the effect of pad-to-trace crosstalk. Middle ground plane in-between top and middle signal layers to minimize crosstalk Ground traces in-between each signal trace to minimize trace-to-trace crosstalk EIC Meeting: January 26th, 2015ELIZABETH STARLING, FLORIDA INSTITUTE OF TECHNOLOGY3 Orange lines routed on mid- layer to yellow top layer All signals connect to one Panasonic HV Divider Area Through-vias connect mid and top signal layers, and all ground layers Ground traces between each signal trace

DESIGN B (GROUND PLANE) EIC Meeting: January 26th, 2015ELIZABETH STARLING, FLORIDA INSTITUTE OF TECHNOLOGY4 Solid ground plane (minimum clearance around signal traces) Different approach Utilizes solid ground planes instead of traces Connects top, mid, and back ground planes