Original Development Team The Compiler and Architecture Research Group (formerly part of Hewlett-Packard Laboratories) Illinois Microarchitecture Project.

Slides:



Advertisements
Similar presentations
Embedded Systems Group ( Department of Computer Science & Engineering Indian Institute of Technology Delhi June 11,
Advertisements

1 CIS 461 Compiler Design and Construction Fall 2014 Instructor: Hugh McGuire slides derived from Tevfik Bultan, Keith Cooper, and Linda Torczon Lecture-Module.
Philips Research ICS 252 class, February 3, The Trimedia CPU64 VLIW Media Processor Kees Vissers Philips Research Visiting Industrial Fellow
© 2009 IBM Corporation July, 2009 | PADTAD Chicago, Illinois A Proposal of Operation History Management System for Source-to-Source Optimization.
8. Code Generation. Generate executable code for a target machine that is a faithful representation of the semantics of the source code Depends not only.
University of Michigan Electrical Engineering and Computer Science 1 A Distributed Control Path Architecture for VLIW Processors Hongtao Zhong, Kevin Fan,
1 Coven a Framework for High Performance Problem Solving Environments Nathan A. DeBardeleben Walter B. Ligon III Sourabh Pandit Dan C. Stanzione Jr. Parallel.
Enabling Efficient On-the-fly Microarchitecture Simulation Thierry Lafage September 2000.
Spring 2008, Jan. 14 ELEC / Lecture 2 1 ELEC / Computer Architecture and Design Spring 2007 Introduction Vishwani D. Agrawal.
General information Course web page: html Office hours:- Prof. Eyal.
Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI.
University of Michigan Electrical Engineering and Computer Science FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized.
Architecture Description Languages for Programmable Embedded Systems P. Mishra and N. Dutt IEE Proc.-Comput. Digit. Tech., Vol. 152, No. 3, May 2005 Speaker:
2015/6/21\course\cpeg F\Topic-1.ppt1 CPEG 421/621 - Fall 2010 Topics I Fundamentals.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
Trend towards Embedded Multiprocessors Popular Examples –Network processors (Intel, Motorola, etc.) –Graphics (NVIDIA) –Gaming (IBM, Sony, and Toshiba)
University of Michigan Electrical Engineering and Computer Science Data-centric Subgraph Mapping for Narrow Computation Accelerators Amir Hormati, Nathan.
Center for Embedded Computer Systems University of California, Irvine and San Diego SPARK: A Parallelizing High-Level Synthesis.
Lecture 2 Phases of Compiler. Preprocessors, Compilers, Assemblers, and Linkers Preprocessor Compiler Assembler Linker Skeletal Source Program Source.
Compiler Research at the Indian Institute of Science Bangalore, India Y.N. Srikant Professor and Chairman Department of Computer Science and Automation.
L29:Lower Power Embedded Architecture Design 성균관대학교 조 준 동 교수,
Embedded Systems GroupIIT Delhi Slide 1 A Framework for Studying Effects of VLIW Instruction Encoding and Decoding Schemes Anup Gangwar November 28, 2001.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
ICOM 5995: Performance Instrumentation and Visualization for High Performance Computer Systems Lecture 7 October 16, 2002 Nayda G. Santiago.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
University of Michigan Electrical Engineering and Computer Science 1 Systematic Register Bypass Customization for Application-Specific Processors Kevin.
Instruction-Level Parallelism for Low-Power Embedded Processors January 23, 2001 Presented By Anup Gangwar.
Fall 2015, Aug 17 ELEC / Lecture 1 1 ELEC / Computer Architecture and Design Fall 2015 Introduction Vishwani D. Agrawal.
Computer Architecture and System Research For Future Computing Jaehyuk Huh.
CST320 - Lec 11 Why study compilers? n n Ties lots of things you know together: –Theory (finite automata, grammars) –Data structures –Modularization –Utilization.
SPREE RTL Generator RTL Simulator RTL CAD Flow 3. Area 4. Frequency 5. Power Correctness1. 2. Cycle count SPREE Benchmarks Verilog Results 3. Architecture.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
TEMPLATE DESIGN © Hardware Design, Synthesis, and Verification of a Multicore Communication API Ben Meakin, Ganesh Gopalakrishnan.
(1) ECE 3056: Architecture, Concurrency and Energy in Computation Lecture Notes by MKP and Sudhakar Yalamanchili Sudhakar Yalamanchili (Some small modifications.
Unit-1 Introduction Prepared by: Prof. Harish I Rathod
OOE vs. EPIC Emily Evans Prashant Nagaraddi Lin Gu.
Computer Architecture And Organization UNIT-II General System Architecture.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
1. 2 Preface In the time since the 1986 edition of this book, the world of compiler design has changed significantly 3.
Overview of Previous Lesson(s) Over View  A program must be translated into a form in which it can be executed by a computer.  The software systems.
 Programming - the process of creating computer programs.
August 2003 At A Glance The IRC is a platform independent, extensible, and adaptive framework that provides robust, interactive, and distributed control.
Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.
Hy-C A Compiler Retargetable for Single-Chip Heterogeneous Multiprocessors Philip Sweany 8/27/2010.
Chapter 1 Basic Concepts of Operating Systems Introduction Software A program is a sequence of instructions that enables the computer to carry.
1 The DIRECT Project Delaware Interprocedural REgion-based Compiler Toolset Tom Way Ben Breech Wei Du Matt Bridges Ves Stoyanov Lori Pollock Department.
Design of A Custom Vector Operation API Exploiting SIMD Intrinsics within Java Presented by John-Marc Desmarais Authors: Jonathan Parri, John-Marc Desmarais,
ISA's, Compilers, and Assembly
Spring 2016, Jan 13 ELEC / Lecture 1 1 ELEC / Computer Architecture and Design Spring 2016 Introduction Vishwani D. Agrawal.
1 Asstt. Prof Navjot Kaur Computer Dept PRESENTED BY.
4/27/2000 A Framework for Evaluating Programming Models for Embedded CMP Systems Niraj Shah Mel Tsai CS252 Final Project.
Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Architectures Part of HW/SW Codesign of Embedded Systems Course (CE )
Design Space Exploration and Optimization of Embedded Cache Systems via a Compiler Rodric M. Rabbah Joint work with Krishna V. Palem Center for Research.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Computer Organization and Architecture Lecture 1 : Introduction
Topics to be covered Instruction Execution Characteristics
Advanced Computer Systems
课程名 编译原理 Compiling Techniques
ECE 4100/ Advanced Computer Architecture Sudhakar Yalamanchili
from classroom to research: providing different
Benjamin Goldberg Compiler Verification and Optimization
Detailed Analysis of MiBench benchmark suite
Computer Structure S.Abinash 11/29/ _02.
Application-Specific Processing on a General Purpose Core via Transparent Instruction Set Customization Nathan Clark, Manjunath Kudlur, Hyunchul Park,
Translators & Types of Languages
Chapter 1 Introduction.
Overview Prof. Eric Rotenberg
Application-Specific Customization of Soft Processor Microarchitecture
ELEC / Computer Architecture and Design Fall 2014 Introduction
Presentation transcript:

Original Development Team The Compiler and Architecture Research Group (formerly part of Hewlett-Packard Laboratories) Illinois Microarchitecture Project utilizing Advanced Compiler Technology (University of Illinois) ReaCT-ILP Laboratory, New York University (now the Center for Research on Embedded Systems and Technology at the Georgia Institute of Technology) Compilers Creating Custom Processors (CCCP) Research Group (University of Michigan) Commit Group (MIT) Prof. Nathan Clark ( Georgia Institute of Technology ) Rodric Rabbah (IBM Research) Current Development Team

Supported Architectures VLIW (Very Long Instruction Word) EPIC (Explicitly Parallel Instruction Computing) Superscalar Supported Language: C

Compilation Steps Trimaran is comprised of three components: The OpenIMPACT compiler. The Elcor compiler. The Simu simulator. OpenIMPACT compiles the original source code into an assembly intermediate representation (IR) called Lcode. The Lcode produced is optimized for ILP, but not for a specific machine. This code is then passed to the Elcor compiler, along with a machine description (MDES) that specifies the target machine. Elcor compiles the code for the target machine, producing another IR called rebel. Simu consumes the rebel code, executes the code, and gathers execution statistics.

Intermediate Representations C Code Front end (IMPACT) L Code P CodeL Code Back end (Elcor) Elcor IRRebel MDES Rebel

Uses and Strengths Geared toward compiler and architecture research. Used for designing, implementing, and testing new optimizations, as well as the evaluation of various architectural innovations. Widely used for teaching and education purposes at several universities worldwide. Highly parameterizable. Can target a wide range of architectures that embody embedded processors, high-end VLIW processors, and multi-clustered architectures. Facilitates the exploration of the architecture design space. Well suited for the automatic synthesis of programmable application specific architectures. Allows for customization of all aspects of an architecture, including the datapath, control path, instruction set, interconnect, and instruction/data memory subsystems. Easy construction and insertion of new compilation modules into the compiler. Trimaran Graphical User Interface (GUI) makes the configuration and use of the system easy.

Benchmark Programs Available at SPECINT 2K SPECINT 95 SPECINT 92 Mediabench Olden MiBench NetBench Encryption

Limitations  Centered around HPL-PD so it supports limited architectures.  Not really a limitation as it was developed for exploring these architectures. Planned Enhancements  Solaris Port  Linux port  Add measurements for cache performance.