4.2 Strategy for minimization So far, we used an intuitive approach to decide how the 1s in the K-map should be grouped together to obtain the minimum-cost.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Figure 4.1. The function f (x1, x2, x3) =  m(0, 2, 4, 5, 6).
Gate-Level Minimization
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
Gate-level Minimization
Chapter 3 Simplification of Switching Functions
Give qualifications of instructors: DAP
Computer Engineering (Logic Circuits) (Karnaugh Map)
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Two Level Logic Optimization. Two-Level Logic Minimization PLA Implementation Ex: F 0 = A + B’C’ F 1 = AC’ + AB F 2 = B’C’ + AB product term AB, AC’,
EECS 465: Digital Systems Lecture Notes # 2
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
The covering procedure. Remove rows with essential PI’s and any columns with x’s in those rows.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Optimization Algorithm
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
Combinational Logic Part 2: Karnaugh maps (quick).
Guest Lecture by Kyle Tietz CprE 281: Digital Logic.
Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
Gate-Level Minimization
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
QUINE-McCLUSKEY METHOD
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
MINTERMS and MAXTERMS Week 3
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Presentation transcript:

4.2 Strategy for minimization So far, we used an intuitive approach to decide how the 1s in the K-map should be grouped together to obtain the minimum-cost impl. –Approach: Find as few (fewer product terms) as possible and as large (fewer number of variables in each term) as possible groups of 1s that cover all cases where the function has a value of 1. –This works well as the K-maps were small. For larger logic functions, which have many variables, this approach is unsuitable. –We must have an organized method for deriving a min-cost impl. –We will introduce a method similar to the one used in CAD tools. 1

Literal –Each appearance of a variable in a product term, either un-complemented or complemented. Implicant –a product term that indicates the input valuation for which a given function is equal to 1. Most basic implicants are minterms: For an n-variable function, a minterm is an implicant consisting of n literals Prime implicant –An implicant that it is impossible to delete any literal and still have a valid implicant. 2

More terminology Cover –A collection of implicants that account for all valuations for which a given function is equal to 1. Multiple different covers exist for most functions. A set of all minterms for which f = 1 is a cover; a set of all prime implicants is also a cover. Cost –The number of gates plus the total number of inputs to all gates in the circuit. 3

Figure 4.9. Three-variable function f (x 1, x 2, x 3 ) =  m(0, 1, 2, 3, 7). An example 4

Minimization procedure Lowest-cost implementation is achieved when the cover of a given function consists of prime implicants. –How to determine the minimum-cost subset of prime implicants that will cover the function? –Essential prime implicant If a prime implicant includes a minterm for which f=1 that is not included in any other prime implicant, then it must be included in the cover. 5

Process of finding a minimum-cost circuit 1.Generate all prime implicants for the given function f. 2.Find the set of essential prime implicants. 3.If the set of essential prime implicants covers all valuations for which f=1, then this set is the desired cover of f. otherwise, determine the nonessential prime implicants that should be added to form a complete minimum-cost cover. 6

Figure Four-variable function f ( x 1,…, x 4 ) =  m(2, 3, 5, 6, 7, 10, 11, 13, 14). 7

Figure The function f ( x 1,…, x 4 ) =  m(0, 4, 8, 10, 11, 12, 13, 15). 8

Figure The function f ( x 1,…, x 4 ) =  m(0, 2, 4, 5, 10, 11, 13, 15). 9

4.3 Minimization of POS forms 10 Figure POS minimization of f (x 1, x 2, x 3 ) =  M(4, 5, 6).

11 x 1 x 2 x 3 x x 2 x 3 +  x 3 x 4 +  x 1 x 2 x 3 x  Figure POS minimization of f ( x 1,…, x 4 ) =  M(0, 1, 4, 8, 9, 12, 15).

4.4 Incompletely specified functions 12 x 1 x 2 x 3 x d0 01d0 00d0 11d x 2 x 3 x 3 x 4 (a) SOP implementation x 1 x 2 x 3 x d0 01d0 00d0 11d x 2 x 3 +  x 3 x 4 +  (b) POS implementation Figure Two implementations of the function f ( x 1,…, x 4 ) =  m(2, 4, 5, 6, 10) + D(12, 13, 14, 15). d can represent either 0 or 1.